

# R8C/33G Group, R8C/33H Group RENESAS MCU

R01DS0091EJ0100 Rev.1.00 Jul. 05, 2011

#### 1. Overview

#### 1.1 Features

The R8C/33G Group, R8C/33H Group of single-chip MCUs incorporates the R8C CPU core, employing sophisticated instructions for a high level of efficiency. With 1 Mbyte of address space, and it is capable of executing instructions at high speed. In addition, the CPU core boasts a multiplier for high-speed operation processing.

Power consumption is low, and the supported operating modes allow additional power control. These MCUs are designed to maximize EMI/EMS performance.

Integration of many peripheral functions, including multifunction timer and serial interface, reduces the number of system components.

The R8C/33G Group has data flash (1 KB × 4 blocks) with the background operation (BGO) function.

# 1.1.1 Applications

Automobiles and others

# 1.1.2 Specifications

Tables 1.1 and 1.2 outline the Specifications for R8C/33G Group. Tables 1.3 and 1.4 outline the Specifications for R8C/33H Group.

Table 1.1 Specifications for R8C/33G Group (1)

Item	Function	Specification
CPU	Central processing	R8C CPU core
	unit	Number of fundamental instructions: 89
		Minimum instruction execution time:
		50 ns (f(XIN) = 20 MHz, VCC = 2.7 to 5.5 V)
		Multiplier: 16 bits × 16 bits → 32 bits
		<ul> <li>Multiply-accumulate instruction: 16 bits x 16 bits + 32 bits → 32 bits</li> </ul>
		Operation mode: Single-chip mode (address space: 1 Mbyte)
Memory	ROM, RAM, Data flash	Refer to Table 1.5 Product List for R8C/33G Group.
Power Supply	Voltage detection	Power-on reset
Voltage	circuit	Voltage detection 3 (detection level of voltage detection 1 selectable)
Detection		
I/O Ports	Programmable I/O	Input-only: 1 pin
	ports	CMOS I/O ports: 27, selectable pull-up resistor
Clock	Clock generation	3 circuits: XIN clock oscillation circuit,
	circuits	High-speed on-chip oscillator (with frequency adjustment function),
		Low-speed on-chip oscillator
		Oscillation stop detection: XIN clock oscillation stop detection function
		• Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16
		Low power consumption modes:
		Standard operating mode (high-speed clock, high-speed on-chip oscillator,
		low-speed on-chip oscillator), wait mode, stop mode
Interrupts	ļ.	Number of interrupt vectors: 69
'		• External Interrupt: 7 (INT × 3, Key input × 4)
		Priority levels: 7 levels
Watchdog Tim	er	• 14 bits x 1 (with prescaler)
· ·		Reset start selectable
		Low-speed on-chip oscillator for watchdog timer selectable
DTC (Data Tra	ansfer Controller)	• 1 channel
`	,	Activation sources: 28
		Transfer modes: 2 (normal mode, repeat mode)
Timer	Timer RA	8 bits x 1 (with 8-bit prescaler) Timer mode (period timer), pulse output mode (output level inverted every
		period), event counter mode, pulse width measurement mode, pulse period
		measurement mode
	Timer RB	8 bits x 1 (with 8-bit prescaler)
		Timer mode (period timer), programmable waveform generation mode (PWM
		output), programmable one-shot generation mode, programmable wait one-
		shot generation mode
	Timer RC	16 bits × 1 (with 4 capture/compare registers)
		Timer mode (input capture function, output compare function), PWM mode
		(output 3 pins), PWM2 mode (PWM output pin)
	Timer RD (1)	16 bits x 2 (with 4 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode
		(output 6 pins), reset synchronous PWM mode (output three-phase
		waveforms (6 pins), sawtooth wave modulation), complementary PWM mode
		(output three-phase waveforms (6 pins), triangular wave modulation), PWM3
		mode (PWM output 2 pins with fixed period)

#### Note:

1. Timer RD in these products does not support full-spec emulators. Use the on-chip debugging emulator for debugging.

Table 1.2 Specifications for R8C/33G Group (2)

Item	Function	Specification
Serial Interface	UART0	1 channel Clock synchronous serial I/O/UART
	UART2	1 channel
		Clock synchronous serial I/O/UART, I <sup>2</sup> C mode (I <sup>2</sup> C-bus), IE mode (IEBus), multiprocessor communication function
Synchronous S	Serial	1 channel
Communication	n Unit (SSU)	
LIN Module		Hardware LIN: 1 (timer RA, UART0)
A/D Converter		10-bit resolution × 12 channels, includes sample and hold function, with sweep mode
D/A Converter		8-bit resolution x 2 circuits
Comparator B		2 circuits
Flash Memory		<ul> <li>Programming and erasure voltage: VCC = 2.7 to 5.5 V</li> </ul>
		Programming and erasure endurance: 10,000 times (data flash)
		1,000 times (program ROM)
		Program security: ROM code protect, ID code check
		Debug functions: On-chip debug, on-board flash rewrite function
		Background operation (BGO) function
Operating Free	uency/Supply	f(XIN) = 20 MHz (VCC = 2.7 to 5.5 V)
Voltage		
Current consur	nption	Typ. 7 mA (VCC = 5.0 V, f(XIN) = 20 MHz)
Operating Amb	ent Temperature	-40 to 85°C (J version)
		-80 to 125°C (K version) (1)
Package		32-pin LQFP
		Package code: PLQP0032GB-A (previous code: 32P6U-A)

1. Specify the K version if K version functions are to be used.

Table 1.3 Specifications for R8C/33H Group (1)

Item	Function	Specification
CPU	Central processing	R8C CPU core
	unit	Number of fundamental instructions: 89
		Minimum instruction execution time:
		50 ns (f(XIN) = 20 MHz, VCC = 2.7 to 5.5 V)
		Multiplier: 16 bits × 16 bits → 32 bits
		<ul> <li>Multiply-accumulate instruction: 16 bits x 16 bits + 32 bits → 32 bits</li> </ul>
		Operation mode: Single-chip mode (address space: 1 Mbyte)
Memory	ROM, RAM	Refer to Table 1.6 Product List for R8C/33H Group.
Power Supply	Voltage detection	Power-on reset
Voltage Detection	circuit	Voltage detection 3 (detection level of voltage detection 1 selectable)
I/O Ports	Programmable I/O	Input-only: 1 pin
	ports	CMOS I/O ports: 27, selectable pull-up resistor
Clock	Clock generation	3 circuits: XIN clock oscillation circuit,
	circuits	High-speed on-chip oscillator (with frequency adjustment function),
		Low-speed on-chip oscillator
		Oscillation stop detection: XIN clock oscillation stop detection function
		• Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16
		Low power consumption modes:
		Standard operating mode (high-speed clock, high-speed on-chip oscillator,
		low-speed on-chip oscillator), wait mode, stop mode
Interrupts		Number of interrupt vectors: 69
		• External Interrupt: 7 (INT × 3, Key input × 4)
		Priority levels: 7 levels
Watchdog Time	er	14 bits x 1 (with prescaler)
		Reset start selectable
		Low-speed on-chip oscillator for watchdog timer selectable
DTC (Data Tra	nsfer Controller)	• 1 channel
		Activation sources: 28
		Transfer modes: 2 (normal mode, repeat mode)
Timer	Timer RA	8 bits x 1 (with 8-bit prescaler)
		Timer mode (period timer), pulse output mode (output level inverted every
		period), event counter mode, pulse width measurement mode, pulse period
	Time on DD	measurement mode
	Timer RB	8 bits x 1 (with 8-bit prescaler) Timer mode (period timer), programmable waveform generation mode (PWM
		output), programmable one-shot generation mode, programmable wait one-
		shot generation mode
	Timer RC	16 bits × 1 (with 4 capture/compare registers)
	1	Timer mode (input capture function, output compare function), PWM mode
		(output 3 pins), PWM2 mode (PWM output pin)
	Timer RD (1)	16 bits × 2 (with 4 capture/compare registers)
		Timer mode (input capture function, output compare function), PWM mode
		(output 6 pins), reset synchronous PWM mode (output three-phase
		waveforms (6 pins), sawtooth wave modulation), complementary PWM mode
		(output three-phase waveforms (6 pins), triangular wave modulation), PWM3
		mode (PWM output 2 pins with fixed period)

1. Timer RD in these products does not support full-spec emulators. Use the on-chip debugging emulator for debugging.

Table 1.4 Specifications for R8C/33H Group (2)

Item	Function	Specification
Serial Interface	UART0	1 channel Clock synchronous serial I/O/UART
	UART2	1 channel
		Clock synchronous serial I/O/UART, I <sup>2</sup> C mode (I <sup>2</sup> C-bus), IE mode (IEBus), multiprocessor communication function
Synchronous S	Serial	1 channel
Communication	n Unit (SSU)	
LIN Module		Hardware LIN: 1 (timer RA, UART0)
A/D Converter		10-bit resolution × 12 channels, includes sample and hold function, with sweep mode
D/A Converter		8-bit resolution x 2 circuits
Comparator B		2 circuits
Flash Memory		• Programming and erasure voltage: VCC = 2.7 to 5.5 V
		Programming and erasure endurance: 100 times (program ROM)
		Program security: ROM code protect, ID code check
		Debug functions: On-chip debug, on-board flash rewrite function
Operating Freq Voltage	luency/Supply	f(XIN) = 20 MHz (VCC = 2.7 to 5.5 V)
Current consur	nption	Typ. 7 mA (VCC = 5.0 V, f(XIN) = 20 MHz)
Operating Amb	ient Temperature	-40 to 85°C (J version)
		-80 to 125°C (K version) (1)
Package		32-pin LQFP
		Package code: PLQP0032GB-A (previous code: 32P6U-A)

1. Specify the K version if K version functions are to be used.

#### 1.2 Product List

Table 1.5 lists Product List for R8C/33G Group and Figure 1.1 shows a Part Number, Memory Size, and Package of R8C/33G Group. Table 1.6 lists Product List for R8C/33H Group and Figure 1.2 shows a Part Number, Memory Size, and Package of R8C/33H Group.

Table 1.5 Product List for R8C/33G Group

#### **Current of Jul 2011**

Part No.	ROM C	apacity	RAM	Package Type	Remarks
Fait No.	Program ROM	Data flash	Capacity	Fackage Type	Remarks
R5F21334GJFP	16 Kbytes	1 Kbyte × 4	1.5 Kbytes	PLQP0032GB-A	J version
R5F21336GJFP	32 Kbytes	1 Kbyte × 4	2.5 Kbytes	PLQP0032GB-A	
R5F21334GKFP	16 Kbytes	1 Kbyte × 4	1.5 Kbytes	PLQP0032GB-A	K version
R5F21336GKFP	32 Kbytes	1 Kbyte × 4	2.5 Kbytes	PLQP0032GB-A	




Figure 1.1 Part Number, Memory Size, and Package of R8C/33G Group

Table 1.6 Product List for R8C/33H Group

#### **Current of Jul 2011**

Part No.	ROM C	apacity	RAM	Package Type	Remarks
raitino.	Program ROM	Data flash	Capacity	r ackage Type	Remarks
R5F21334HJFP	16 Kbytes	1 Kbyte × 4	1.5 Kbytes	PLQP0032GB-A	J version
R5F21336HJFP	32 Kbytes	1 Kbyte × 4	2.5 Kbytes	PLQP0032GB-A	
R5F21334HKFP	16 Kbytes	1 Kbyte × 4	1.5 Kbytes	PLQP0032GB-A	K version
R5F21336HKFP	32 Kbytes	1 Kbyte × 4	2.5 Kbytes	PLQP0032GB-A	




Figure 1.2 Part Number, Memory Size, and Package of R8C/33H Group

## 1.3 Block Diagram

Figure 1.2 shows a Block Diagram.




Figure 1.3 Block Diagram

## 1.4 Pin Assignment

Figure 1.4 shows the Pin Assignment (Top View). Table 1.7 outline the Pin Name Information by Pin Number.




Figure 1.4 Pin Assignment (Top View)

Table 1.7 Pin Name Information by Pin Number

		I/O Pin Functions for Peripheral Modules					
Pin Number	Control Pin	Port	Interrupt	Timer	Serial Interface	SSU	A/D Converter, D/A Converter, Comparator B
1		P3_5		(TRCIOD/ TRDIOA0/ TRDCLK)	(CLK2)	SSCK	
2		P3_7		(TRAO/TRDIOC0)	(RXD2/SCL2/ TXD2/SDA2)	SSO	
3	RESET						
4	XOUT	P4_7					
5	VSS/AVSS						
6	XIN	P4_6					
7	VCC/AVCC						
8	MODE						
9		P4_5	ĪNT0		(RXD2/SCL2)		ADTRG
10		P1_7	ĪNT1	(TRAIO)			IVCMP1
11		P3_6	(INT1)		(RXD2/SCL2/ TXD2/SDA2)		
12		P3_1		(TRBO)			
13		P5_4		(TRCIOD)			
14		P5_3		(TRCIOC)			
15		P1_6			CLK0	(SSI)	IVREF1
16		P1_5	(INT1)	(TRAIO)	RXD0		
17		P1_4			TXD0		
18		P1_3	KI3	TRBO(/TRDIOD1)			AN11
19		P1_2	KI2	(TRCIOB/ TRDIOC1)			AN10
20		P4_2					VREF
21		P1_1	KI1	(TRCIOA/ TRCTRG/ TRDIOB1)			AN9
22		P1_0	KI0	(TRDIOA1)			AN8
23		P3_3	ĪNT3	(TRCCLK/ TRDIOD0)	CTS2/RTS2	(SSI)	IVCMP3
24		P3_4		(TRCIOC/ TRDIOB0)		SCS	IVREF3
25		P0_7					AN0/DA1
26		P0_6					AN1/DA0
27		P0_5			(CLK2)		AN2
28		P0_4					AN3
29		P0_3					AN4
30		P0_2					AN5
31		P0_1					AN6
32		P0_0			(TXD2/SDA2)		AN7

1. Can be assigned to the pin in parentheses by a program.

# 1.5 Pin Functions

Tables 1.8 and 1.9 list Pin Functions.

Table 1.8 Pin Functions (1)

Item	Pin Name	I/O Type	Description
Power supply input	VCC, VSS	_	Apply 2.7 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin.
Analog power supply input	AVCC, AVSS	-	Power supply for the A/D converter. Connect a capacitor between AVCC and AVSS.
Reset input	RESET	I	Input "L" on this pin resets the MCU.
MODE	MODE	I	Connect this pin to VCC via a resistor.
XIN clock input	XIN	I	These pins are provided for XIN clock generation circuit I/O. Connect a ceramic resonator or a crystal oscillator between
XIN clock output	XOUT	I/O	the XIN and XOUT pins <sup>(1)</sup> . To use an external clock, input it to the XOUT pin and leave the XIN pin open.
INT interrupt input	ĪNT0 to ĪNT1, ĪNT3	I	INT interrupt input pins.
Key input interrupt	KI0 to KI3	I	Key input interrupt input pins
Timer RA	TRAIO	I/O	Timer RA I/O pin
	TRAO	0	Timer RA output pin
Timer RB	TRBO	0	Timer RB output pin
Timer RC	TRCCLK	I	External clock input pin
	TRCTRG	I	External trigger input pin
	TRCIOA, TRCIOB, TRCIOC, TRCIOD	I/O	Timer RC I/O pins
Timer RD	TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1, TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1	I/O	Timer RD I/O pins
	TRDCLK	I	External clock input pin
Serial interface	CLK0, CLK2	I/O	Transfer clock I/O pins
	RXD0, RXD2	I	Serial data input pins
	TXD0, TXD2	0	Serial data output pins
	CTS2	I	Transmission control input pin
	RTS2	0	Reception control output pin
	SCL2	I/O	I <sup>2</sup> C mode clock I/O pin
	SDA2	I/O	I <sup>2</sup> C mode data I/O pin
Synchronous Serial	SSI	I/O	Data I/O pin
Communication	SCS	I/O	Chip-select signal I/O pin
Unit (SSU)	SSCK	I/O	Clock I/O pin
	SSO	I/O	Data I/O pin

I: Input Note: O: Output I/0

I/O: Input and output

1. Refer to the oscillator manufacturer for oscillation characteristics.

Table 1.9 Pin Functions (2)

Item	Pin Name	I/O Type	Description
Reference voltage input	VREF	I	Reference voltage input pin to A/D converter and D/A converter
A/D converter	AN0 to AN11	I	Analog input pins to A/D converter
	ADTRG	I	A/D external trigger input pin
D/A converter	DA0, DA1	0	D/A converter output pins
Comparator B	IVCMP1, IVCMP3	- 1	Comparator B analog voltage input pins
	IVREF1, IVREF3	I	Comparator B reference voltage input pins
I/O port	P0_0 to P0_7, P1_0 to P1_7, P3_1, P3_3 to P3_7, P4_5 to P4_7, P5_3, P5_4	I/O	CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually.  Any port set to input can be set to use a pull-up resistor or not by a program.
Input port	P4_2	I	Input-only port

I: Input

O: Output

I/O: Input and output

# 2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register bank.




Figure 2.1 CPU Registers

## **2.1** Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

#### 2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32-bit address register (A1A0).

## 2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

## 2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the starting address of an interrupt vector table.

#### 2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

#### 2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

# 2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

#### 2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

# 2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

#### 2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

## 2.8.3 **Zero Flag (Z)**

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

#### 2.8.4 **Sign Flag (S)**

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

#### 2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

#### 2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.



# 2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupts are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

# 2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1.

The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

# 2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

#### 2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.

# 3. Memory

#### 3.1 R8C/33G Group

Figure 3.1 is a Memory Map of R8C/33G Group. The R8C/33G Group has a 1-Mbyte address space from addresses 00000h to FFFFFh. For example, a 32-Kbyte internal ROM area is allocated addresses 08000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. The starting address of each interrupt routine is stored here.

The internal ROM (data flash) is allocated addresses 03000h to 03FFFh.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 2.5-Kbyte internal RAM area is allocated addresses 00400h to 00DFFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh and 02C00h to 02FFFh. Peripheral function control registers are allocated here. All unallocated spaces within the SFRs are reserved and cannot be accessed by users.




Figure 3.1 Memory Map of R8C/33G Group

#### 3.2 R8C/33H Group

Figure 3.2 is a Memory Map of R8C/33H Group. The R8C/33H Group has a 1-Mbyte address space from addresses 00000h to FFFFh. The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 32-Kbyte internal ROM area is allocated addresses 08000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. The starting address of each interrupt routine is stored here.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 2.5-Kbyte internal RAM area is allocated addresses 00400h to 00DFFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh and 02C00h to 02FFFh. Peripheral function control registers are allocated here. All unallocated spaces within the SFRs are reserved and cannot be accessed by users.




Figure 3.2 Memory Map of R8C/33H Group

#### **Special Function Registers (SFRs)** 4.

An SFR (special function register) is a control register for a peripheral function. Tables 4.1 to 4.12 list the special function registers and Table 4.13 lists the ID Code Areas and Option Function Select Area.

Table 4.1 SFR Information (1) (1)

Address	Register	Symbol	After Reset
0000h			
0001h			
0002h			
0003h			
0004h	Processor Mode Register 0	PM0	00h
0005h	Processor Mode Register 1	PM1	00h
0006h	System Clock Control Register 0	CM0	00101000b
0007h	System Clock Control Register 1	CM1	00100000b
0007H	Module Standby Control Register	MSTCR	00h
0000h	System Clock Control Register 3	CM3	00h
0009H	Protect Register	PRCR	00h
000An			
	Reset Source Determination Register	RSTFR	0XXXXXXXb (2)
000Ch	Oscillation Stop Detection Register	OCD	00000100b
000Dh	Watchdog Timer Reset Register	WDTR	XXh
000Eh	Watchdog Timer Start Register	WDTS	XXh
000Fh	Watchdog Timer Control Register	WDTC	00111111b
0010h			
0011h			
0012h			
0013h			
0014h			
0015h	High-Speed On-Chip Oscillator Control Register 7	FRA7	When shipping
0016h			T
0017h			
0017H			
0010h			
0019H			
001Bh		0000	001
001Ch	Count Source Protection Mode Register	CSPR	00h
			10000000b <sup>(3)</sup>
001Dh			
001Eh			
001Fh			
0020h			
0021h			
0022h			
0023h	High-Speed On-Chip Oscillator Control Register 0	FRA0	00h
0024h	High-Speed On-Chip Oscillator Control Register 1	FRA1	When shipping
0025h	High-Speed On-Chip Oscillator Control Register 2	FRA2	00h
0025h	On-Chip Reference Voltage Control Register	OCVREFCR	00h
	On-Only Reference voltage Control Register	OCVREPCR	0011
0027h			
0028h		155.1	
0029h	High-Speed On-Chip Oscillator Control Register 4	FRA4	When Shipping
002Ah	High-Speed On-Chip Oscillator Control Register 5	FRA5	When Shipping
002Bh	High-Speed On-Chip Oscillator Control Register 6	FRA6	When Shipping
002Ch			
000DI-			
002Dh			
002Dh 002Eh			
	High-Speed On-Chip Oscillator Control Register 3	FRA3	When shipping
002Eh	High-Speed On-Chip Oscillator Control Register 3 Voltage Monitor Circuit Control Register	FRA3	When shipping 00h
002Eh 002Fh 0030h	Voltage Monitor Circuit Control Register	CMPA	00h
002Eh 002Fh 0030h 0031h			•
002Eh 002Fh 0030h 0031h 0032h	Voltage Monitor Circuit Control Register Voltage Monitor Circuit Edge Select Register	CMPA VCAC	00h 00h
002Eh 002Fh 0030h 0031h 0032h 0033h	Voltage Monitor Circuit Control Register Voltage Monitor Circuit Edge Select Register Voltage Detect Register 1	CMPA VCAC VCA1	00h 00h 00001000b
002Eh 002Fh 0030h 0031h 0032h	Voltage Monitor Circuit Control Register Voltage Monitor Circuit Edge Select Register	CMPA VCAC	00h 00h 0000 00001000b 00h (4)
002Eh 002Fh 0030h 0031h 0032h 0033h 0034h	Voltage Monitor Circuit Control Register Voltage Monitor Circuit Edge Select Register Voltage Detect Register 1	CMPA VCAC VCA1	00h 00h 00001000b
002Eh 002Fh 0030h 0031h 0032h 0033h 0034h	Voltage Monitor Circuit Control Register Voltage Monitor Circuit Edge Select Register  Voltage Detect Register 1  Voltage Detect Register 2	CMPA VCAC VCA1 VCA2	00h 00h 000h 00001000b 00h (4) 00100000b (5)
002Eh 002Fh 0030h 0031h 0032h 0033h 0034h	Voltage Monitor Circuit Control Register Voltage Monitor Circuit Edge Select Register Voltage Detect Register 1	CMPA VCAC VCA1	00h 00h 0000 00001000b 00h (4)
002Eh 002Fh 0030h 0031h 0032h 0033h 0034h 0035h 0036h	Voltage Monitor Circuit Control Register Voltage Monitor Circuit Edge Select Register  Voltage Detect Register 1  Voltage Detect Register 2  Voltage Detection 1 Level Select Register	CMPA VCAC  VCA1 VCA2  VD1LS	00h 00h 000h 00001000b 00h (4) 00100000b (5)
002Eh 002Fh 0030h 0031h 0032h 0033h 0034h	Voltage Monitor Circuit Control Register Voltage Monitor Circuit Edge Select Register  Voltage Detect Register 1  Voltage Detect Register 2	CMPA VCAC VCA1 VCA2	00h 00h 000h 00001000b 00h (4) 00100000b (5)
002Eh 002Fh 0030h 0031h 0032h 0033h 0034h 0035h 0036h	Voltage Monitor Circuit Control Register Voltage Monitor Circuit Edge Select Register  Voltage Detect Register 1  Voltage Detect Register 2  Voltage Detection 1 Level Select Register	CMPA VCAC  VCA1 VCA2  VD1LS	00h 00h 000h 00001000b 00h (4) 00100000b (5)

# X: Undefined Notes: 1. The 2. The

- The blank areas are reserved and cannot be accessed by users.

  The CWR bit in the RSTFR register is set to 0 after power-on and voltage monitor 0 reset. Hardware reset, software reset, or watchdog timer reset does not affect this bit.
- The CSPROINI bit in the OFS register is set to 0. 3.
- The LVDAS bit in the OFS register is set to 1.
- The LVDAS bit in the OFS register is set to 0.

SFR Information (2) (1) Table 4.2

Address	Register	Symbol	After Reset
003Ah	Voltage Monitor 2 Circuit Control Register	VW2C	10000010b
003Bh			
003Ch			
003Dh			
003Eh			
003Fh			
0040h			
0041h	Flash Memory Ready Interrupt Control Register	FMRDYIC	XXXXX000b
0042h	i i i		
0043h			
0044h			
0045h			
0046h			
0047h	Timer RC Interrupt Control Register	TRCIC	XXXXX000b
0048h	Timer RD0 Interrupt Control Register	TRDOIC	XXXXX000b
0049h	Timer RD1 Interrupt Control Register	TRD1IC	XXXXX000b
004Ah	Times 112 Times apr Control 110glotes	1113113	70000000
004Bh	UART2 Transmit Interrupt Control Register	S2TIC	XXXXX000b
004Dh	UART2 Receive Interrupt Control Register	S2RIC	XXXXX000b XXXXXX000b
004Ch	Key Input Interrupt Control Register	KUPIC	XXXXX000b
004Dh 004Eh	A/D Conversion Interrupt Control Register	ADIC	XXXXX000b
	COLUMN CONTROL DOMINO REGISTER	SSUIC	
004Fh	SSU Interrupt Control Register	2201C	XXXXX000b
0050h	LIADTO Terrore the letter word Co. 1. L.D. 1.1.	COTIC	V/V/////
0051h	UARTO Transmit Interrupt Control Register	SOTIC	XXXXX000b
0052h	UART0 Receive Interrupt Control Register	SORIC	XXXXX000b
0053h			
0054h			
0055h			
0056h	Timer RA Interrupt Control Register	TRAIC	XXXXX000b
0057h			
0058h	Timer RB Interrupt Control Register	TRBIC	XXXXX000b
0059h	INT1 Interrupt Control Register	INT1IC	XX00X000b
005Ah	INT3 Interrupt Control Register	INT3IC	XX00X000b
005Bh	, , ,		
005Ch			
005Dh	INT0 Interrupt Control Register	INTOIC	XX00X000b
005Eh	UART2 Bus Collision Detection Interrupt Control Register	U2BCNIC	XXXXX000b
005Fh	CARTE Data Common Datacetor Interrupt Control (Cognition	02501110	70000000
0060h			
0061h			
0061h			
0063h			
0064h			
0065h			
0066h			
0067h			
0068h			
0069h			
006Ah			
006Bh			
006Ch			
006Dh			
006Eh			
006Fh			
0070h			
0071h			
0071h	Voltage Monitor 1 Interrupt Control Register	VCMP1IC	XXXXX000b
0072h	Voltage Monitor 2 Interrupt Control Register	VCMP2IC	XXXXX000b
0073h	Totago montar Emterrapt control Register	VOIVII ZIO	70000000
0074H			
0075h			
0077h			
0078h			
0079h			
007Ah			
007Bh			
007Ch			
007Dh			

X: Undefined
Note:
1. The blank areas are reserved and cannot be accessed by users.

SFR Information (3) (1) Table 4.3

0080h	Register	Symbol	After Reset
UUOUII	DTC Activation Control Register	DTCTL	00h
0081h			
0082h			
0083h			
0084h			
0085h			
0086h			
0087h			
0088h	DTC Activation Enable Register 0	DTCEN0	00h
0089h	DTC Activation Enable Register 1	DTCEN1	00h
008Ah	DTC Activation Enable Register 2	DTCEN2	00h
008Bh		DTCEN2	00h
	DTC Activation Enable Register 3		
008Ch	DTC Activation Enable Register 4	DTCEN4	00h
008Dh			
008Eh	DTC Activation Enable Register 6	DTCEN6	00h
008Fh			
0090h			
0091h			
0092h			
0093h			
0094h			
0095h			
0096h			
0090h			
0097H			
0099h			
009Ah			
009Bh			
009Ch			
009Dh			
009Eh			
009Fh			
00A0h	UART0 Transmit/Receive Mode Register	U0MR	00h
00A1h	UART0 Bit Rate Register	U0BRG	XXh
00A2h	UART0 Transmit Buffer Register	U0TB	XXh
00A3h	- ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~		XXh
00A4h	UART0 Transmit/Receive Control Register 0	U0C0	00001000b
00A5h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b
00A6h	UARTO Receive Buffer Register	U0RB	XXh
00A011	OAKTO Receive Bullet Register	OOKB	XXh
	LIADTOT ://D : M   D :/	LIONAD	
00A8h	UART2 Transmit/Receive Mode Register	U2MR	00h
00A9h	UART2 Bit Rate Register	U2BRG	XXh
00AAh	UART2 Transmit Buffer Register	U2TB	XXh
00ABh			XXh
00101	UART2 Transmit/Receive Control Register 0	U2C0	00001000b
00ACh			
00ACh 00ADh	UART2 Transmit/Receive Control Register 1	U2C1	00000010b
	UART2 Transmit/Receive Control Register 1 UART2 Receive Buffer Register	U2C1 U2RB	00000010b XXh
00ADh			
00ADh 00AEh	UART2 Receive Buffer Register		XXh
00ADh 00AEh 00AFh 00B0h		U2RB	XXh XXh
00ADh 00AEh 00AFh 00B0h 00B1h	UART2 Receive Buffer Register	U2RB	XXh XXh
00ADh 00AEh 00AFh 00B0h 00B1h 00B2h	UART2 Receive Buffer Register	U2RB	XXh XXh
00ADh 00AEh 00AFh 00B0h 00B1h 00B2h 00B3h	UART2 Receive Buffer Register	U2RB	XXh XXh
00ADh 00AEh 00AFh 00B0h 00B1h 00B2h 00B3h 00B4h	UART2 Receive Buffer Register	U2RB	XXh XXh
00ADh 00AEh 00AFh 00B0h 00B1h 00B2h 00B3h 00B4h 00B5h	UART2 Receive Buffer Register	U2RB	XXh XXh
00ADh 00AEh 00AFh 00B0h 00B1h 00B2h 00B3h 00B4h 00B5h 00B6h	UART2 Receive Buffer Register	U2RB	XXh XXh
00ADh 00AEh 00AFh 00B0h 00B1h 00B2h 00B3h 00B4h 00B5h 00B6h	UART2 Receive Buffer Register	U2RB	XXh XXh
00ADh 00AEh 00AFh 00B0h 00B1h 00B2h 00B3h 00B4h 00B5h 00B6h 00B7h	UART2 Receive Buffer Register	U2RB	XXh XXh
00ADh 00AEh 00AFh 00B0h 00B1h 00B2h 00B3h 00B4h 00B5h 00B6h 00B7h 00B8h	UART2 Receive Buffer Register	U2RB	XXh XXh
00ADh 00AEh 00AFh 00B0h 00B1h 00B2h 00B3h 00B4h 00B5h 00B6h 00B7h 00B8h 00B9h	UART2 Receive Buffer Register  UART2 Digital Filter Function Select Register	U2RB URXDF	XXh XXh 00h
00ADh 00AEh 00AFh 00B0h 00B1h 00B2h 00B3h 00B4h 00B5h 00B6h 00B7h 00B8h	UART2 Receive Buffer Register  UART2 Digital Filter Function Select Register  UART2 Digital Filter Function Select Register	U2RB URXDF  URXDF	XXh XXh
00ADh 00AEh 00AFh 00B0h 00B1h 00B2h 00B3h 00B4h 00B5h 00B6h 00B7h 00B8h 00B9h	UART2 Receive Buffer Register  UART2 Digital Filter Function Select Register	U2RB URXDF	XXh XXh 00h
00ADh 00AEh 00AFh 00B0h 00B1h 00B2h 00B3h 00B4h 00B5h 00B6h 00B7h 00B8h 00B9h 00BBh 00BBh	UART2 Receive Buffer Register  UART2 Digital Filter Function Select Register  UART2 Special Mode Register 5  UART2 Special Mode Register 4	U2RB URXDF  URXDF  U2SMR5 U2SMR4	XXh XXh 00h
00ADh 00AEh 00AFh 00B0h 00B1h 00B2h 00B3h 00B4h 00B5h 00B6h 00B7h 00B8h 00B8h 00B9h	UART2 Receive Buffer Register  UART2 Digital Filter Function Select Register  UART2 Digital Filter Function Select Register	U2RB URXDF  URXDF	XXh XXh 00h

X: Undefined
Note:
1. The blank areas are reserved and cannot be accessed by users.

SFR Information (4) (1) Table 4.4

Address	Register	Symbol	After Reset		
	Negistei				
00C0h	A/D Register 0	AD0	XXh		
00C1h			000000XXb		
00C2h	A/D Register 1	AD1	XXh		
00C3h			000000XXb		
00C4h	A/D Register 2	AD2	XXh		
00C5h			000000XXb		
00C6h	A/D Register 3	AD3	XXh		
00C7h		1.20	000000XXb		
00C8h	A/D Register 4	AD4	XXh		
00C9h	Trogistor 1				
00CAh	A/D Register 5	AD5	000000XXb XXh		
00CBh	AD Register 5	ADS	000000XXb		
	A/D/D : 4 0	100			
00CCh	A/D Register 6	AD6	XXh		
00CDh			000000XXb		
00CEh	A/D Register 7	AD7	XXh		
00CFh			000000XXb		
00D0h					
00D1h					
00D2h					
00D3h					
00D4h	A/D Mode Register	ADMOD	00h		
00D5h	A/D Input Select Register	ADINSEL	11000000b		
00D5H		ADCON0	00h		
	A/D Control Register 0				
00D7h	A/D Control Register 1	ADCON1	00h		
00D8h	D/A0 Register	DA0	00h		
00D9h	D/A1 Register	DA1	00h		
00DAh					
00DBh					
00DCh	D/A Control Register	DACON	00h		
00DDh					
00DEh					
00DFh					
	Dort DO Dogistor	DO	VVb		
00E0h	Port P0 Register	P0	XXh		
00E1h	Port P1 Register	P1	XXh		
00E2h	Port P0 Direction Register	PD0	00h		
00E3h	Port P1 Direction Register	PD1	00h		
00E4h					
00E5h	Port P3 Register	P3	XXh		
00E6h					
00E7h	Port P3 Direction Register	PD3	00h		
00E8h	Port P4 Register	P4	XXh		
00E9h	Port P5 Register	P5	XXh		
00EAh	Port P4 Direction Register	PD4	00h		
00EBh	Port P5 Direction Register	PD5	00h		
00ECh	1 of 1 o Direction Neglater	1 00	3011		
00EDh					
00EEh					
00EFh					
00F0h					
00F1h					
00F2h					
00F3h					
00F4h					
00F5h			+		
00F6h			<del></del>		
00F7h			_		
00F8h					
00F9h					
00FAh					
00FBh					
00FCh					
00FDh					
00FEh			_		
00FFh			-		
V: Undefined	<u>I</u>				

X: Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (5) (1) Table 4.5

Address	Register	Symbol	After Reset
0100h	Timer RA Control Register	TRACR	00h
0100h	Timer RA I/O Control Register	TRAIOC	00h
0101h	Timer RA Mode Register	TRAMR	00h
0102h	Timer RA Prescaler Register	TRAPRE	FFh
0103h	Timer RA Register	TRA	FFh
0104h	LIN Control Register 2	LINCR2	00h
0105h	LIN Control Register	LINCR	00h
0106H	LIN Status Register	LINST	00h
0107h	Timer RB Control Register	TRBCR	
0108h	Timer RB One-Shot Control Register	TRBOCR	00h
0109h			00h
	Timer RB I/O Control Register	TRBIOC TRBMR	00h
010Bh	Timer RB Mode Register		00h
010Ch	Timer RB Prescaler Register	TRBPRE TRBSC	FFh
010Dh	Timer RB Secondary Register		FFh
010Eh	Timer RB Primary Register	TRBPR	FFh
010Fh			
0110h			
0111h			
0112h			
0113h			
0114h			
0115h			
0116h			
0117h			
0118h			
0119h			
011Ah			
011Bh			
011Ch			
011Dh			
011Eh			
011Fh			
0120h	Timer RC Mode Register	TRCMR	01001000b
0121h	Timer RC Control Register 1	TRCCR1	00h
0122h	Timer RC Interrupt Enable Register	TRCIER	01110000b
0123h	Timer RC Status Register	TRCSR	01110000b
0124h	Timer RC I/O Control Register 0	TRCIOR0	10001000b
0125h	Timer RC I/O Control Register 1	TRCIOR1	10001000b
0126h	Timer RC Counter	TRC	00h
0127h			00h
0128h	Timer RC General Register A	TRCGRA	FFh
0129h			FFh
012Ah	Timer RC General Register B	TRCGRB	FFh
012Bh			FFh
012Ch	Timer RC General Register C	TRCGRC	FFh
012Dh		1	FFh
012Eh	Timer RC General Register D	TRCGRD	FFh
012Fh			FFh
0130h	Timer RC Control Register 2	TRCCR2	00011000b
0130h	Timer RC Digital Filter Function Select Register	TRCDF	00011000B
0131h	Timer RC Output Master Enable Register	TRCOER	01111111b
0132h	Timer RC Trigger Control Register	TRCADCR	00h
0133h	Times to Trigger Control Register	THORDON	0011
0134H		<del> </del>	
0135h	Timer RD Trigger Control Register	TRDADCR	00h
0136fi 0137h	Timer RD Start Register	TRDADCR	11111100b
	Timer RD Mode Register		
0138h	9	TRDMR	00001110b
0139h	Timer RD PWM Mode Register Timer RD Function Control Register	TRDPMR	10001000b
013Ah	S S	TRDFCR	10000000b
013Bh	Timer RD Output Master Enable Register 1	TRDOER1	FFh
013Ch	Timer RD Output Master Enable Register 2	TRDOER2	01111111b
013Dh	Timer RD Output Control Register	TRDOCR	00h
013Eh	Timer RD Digital Filter Function Select Register 0	TRDDF0	00h
013Fh	Timer RD Digital Filter Function Select Register 1	TRDDF1	00h

Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (6) (1) Table 4.6

A d droop	Deviator	Cy made of	After Deact
Address	Register	Symbol	After Reset
0140h	Timer RD Control Register 0	TRDCR0	00h
0141h	Timer RD I/O Control Register A0	TRDIORA0	10001000b
0142h	Timer RD I/O Control Register C0	TRDIORC0	10001000b
0143h	Timer RD Status Register 0	TRDSR0	11100000b
0144h	Timer RD Interrupt Enable Register 0	TRDIER0	11100000b
0145h	Timer RD PWM Mode Output Level Control Register 0	TRDPOCR0	11111000b
0146h	Timer RD Counter 0	TRD0	00h
0147h			00h
0148h	Timer RD General Register A0	TRDGRA0	FFh
0149h	,		FFh
014Ah	Timer RD General Register B0	TRDGRB0	FFh
014Bh			FFh
014Ch	Timer RD General Register C0	TRDGRC0	FFh
014Dh	Timos (12 Conords (10 Gyato) Co	1.1.2 0.1.00	FFh
014Eh	Timer RD General Register D0	TRDGRD0	FFh
014Fh	Tillier ND General Negister Do	TROGREGO	FFh
0150h	Timer RD Control Register 1	TRDCR1	00h
0151h	Timer RD I/O Control Register A1	TRDIORA1	10001000b
0152h	Timer RD I/O Control Register C1	TRDIORC1	10001000b
0153h	Timer RD Status Register 1	TRDSR1	11000000b
0154h	Timer RD Interrupt Enable Register 1	TRDIER1	11100000b
0155h	Timer RD PWM Mode Output Level Control Register 1	TRDPOCR1	11111000b
0156h	Timer RD Counter 1	TRD1	00h
0157h			00h
0158h	Timer RD General Register A1	TRDGRA1	FFh
0159h			FFh
015Ah	Timer RD General Register B1	TRDGRB1	FFh
015Bh			FFh
015Ch	Timer RD General Register C1	TRDGRC1	FFh
015Dh	, and the second		FFh
015Eh	Timer RD General Register D1	TRDGRD1	FFh
015Fh	,		FFh
0160h			
0161h			
0162h			
0163h			
0164h			
0165h			+
0166h			
0167h			
0168h			
0169h			
016Ah			
016Bh			
016Ch			
016Dh			
016Eh			
016Fh			
0170h			
0171h			
0172h			
0173h			
0174h			
0175h			
0176h			
0177h			<del> </del>
0177h			
0179h			+
017911 017Ah			+
017An 017Bh			
_		1	
017Ch			1
017Dh			1
017Eh			
017Fh			<u> </u>
V. I I I - f I			

X: Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (7) (1) Table 4.7

Address	Register	Symbol	After Reset
0180h	Timer RA Pin Select Register	TRASR	00h
0181h	Timer RB/RC Pin Select Register	TRBRCSR	00h
0182h	Timer RC Pin Select Register 0	TRCPSR0	00h
0183h	Timer RC Pin Select Register 1	TRCPSR1	00h
0184h	Timer RD Pin Select Register 0	TRDPSR0	00h
0185h	Timer RD Pin Select Register 1	TRDPSR1	00h
0186h	Time ND Fin Gelect Negister 1	TRBI SICI	0011
0187h			
0188h	UARTO Pin Select Register	U0SR	00h
0189h	OAKTO FIII Select Register	UUSK	0011
018Ah	UART2 Pin Select Register 0	U2SR0	00h
018An	UART2 Pin Select Register 1	U2SR0	
			00h
018Ch	SSU Pin Select Register	SSUIICSR	00h
018Dh	INTL.	INTOR	001
018Eh	INT Interrupt Input Pin Select Register	INTSR	00h
018Fh	I/O Function Pin Select Register	PINSR	00h
0190h			
0191h			
0192h			
0193h	SS Bit Counter Register	SSBR	11111000b
0194h	SS Transmit Data Register L	SSTDR	FFh
0195h	SS Transmit Data Register H	SSTDRH	FFh
0196h	SS Receive Data Register L	SSRDR	FFh
0197h	SS Receive Data Register H	SSRDRH	FFh
0198h	SS Control Register H	SSCRH	00h
0199h	SS Control Register L	SSCRL	01111101b
019Ah	SS Mode Register	SSMR	00010000b
019Bh	SS Enable Register	SSER	00h
019Ch	SS Status Register	SSSR	00h
019Dh	SS Mode Register 2	SSMR2	00h
019Eh	30 Mode Register 2	JOIVINZ	0011
019En			
019FII			
01A1h			
01A2h			
01A3h			
01A4h			
01A5h			
01A6h			
01A7h			
01A8h			
01A9h			
01AAh			
01ABh			
01ACh			
01ADh			
01AEh		İ	
01AFh			
01B0h			1
01B1h			
01B1h	Flash Memory Status Register	FST	10000X00b
01B3h	That memory dialact regions		1000071000
01B4h	Flash Memory Control Register 0	FMR0	00h
01B4II	Flash Memory Control Register 1	FMR1	00h
01B6h	Flash Memory Control Register 2	FMR2	00h
01B0H	Trastriviernory Control Register 2	I IVINZ	0011
01B7h 01B8h		<u> </u>	
01B9h			
01BAh			
01BBh			
01BCh			
01BDh			

X: Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (8) (1) Table 4.8

Address	Register	Symbol	After Reset
01C0h	Address Match Interrupt Register 0	RMAD0	XXh
01C1h			XXh
01C2h			0000XXXXb
01C3h	Address Match Interrupt Enable Register 0	AIER0	00h
01C4h	Address Match Interrupt Register 1	RMAD1	XXh
01C5h			XXh
01C6h			0000XXXXb
01C7h	Address Match Interrupt Enable Register 1	AIER1	00h
01C8h			
01C9h			
01CAh			
01CBh			
01CCh 01CDh			
01CDh			
01CEn			
01D0h			
01D1h			
01D111			
01D3h			
01D4h			
01D5h			
01D6h			
01D7h			
01D8h			
01D9h			
01DAh			
01DBh			
01DCh			
01DDh			
01DEh			
01DFh			
01E0h	Pull-Up Control Register 0	PUR0	00h
01E1h	Pull-Up Control Register 1	PUR1	00h
01E2h			
01E3h			
01E4h			
01E5h 01E6h			
01E7h			
01E7II			
01E9h			
01EAh			
01EBh			
01ECh			
01EDh			
01EEh			
01EFh			
01F0h			
01F1h			
01F2h			
01F3h			
01F4h			
01F5h	Input Threshold Control Register 0	VLT0	00h
01F6h	Input Threshold Control Register 1	VLT1	00h
01F7h			
01F8h	Comparator B Control Register 0	INTCMP	00h
01F9h			
01FAh	External Input Enable Register 0	INTEN	00h
01FBh		ı, .==	
01FCh	INT Input Filter Select Register 0	INTF	00h
01FDh	Mary Ingrit Frankla Davietas O	I/IEN	0.01
01FEh	Key Input Enable Register 0	KIEN	00h
01FFh			
X: Undefined			

X: Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users.

Table 4.9 SFR Information (9) (1)

2000h	Address	Register	Symbol	After Reset
2002h	2C00h	DTC Transfer Vector Area		
2003h	2C01h	DTC Transfer Vector Area		XXh
2004h	2C02h			XXh
2005h	2C03h	DTC Transfer Vector Area		XXh
2C07h         XXh           2C07h         XXh           2C08h         DTC Transfer Vector Area         XXh           2C09h         DTC Transfer Vector Area         XXh           2C0Ah         DTC Transfer Vector Area         XXh           2C0Bh         DTC Transfer Vector Area         XXh           2C0Ch         XXh           2C0Dh         XXh           2C0Fh         DTC Transfer Vector Area         XXh           2C0Fh         DTC Transfer Vector Area         XXh           2C0Fh         DTC Transfer Vector Area         XXh           2C11h         DTC Transfer Vector Area         XXh           2C12h         DTC Transfer Vector Area         XXh           2C13h         DTC Transfer Vector Area         XXh           2C14h         DTC Transfer Vector Area         XXh           2C15h         XXh         XXh           2C16h         DTC Transfer Vector Area         XXh           2C17h         DTC Transfer Vector Area         XXh           2C18h         DTC Transfer Vector Area         XXh           2C19h         DTC Transfer Vector Area         XXh           2C1h         DTC Transfer Vector Area         XXh           2C1h <td>2C04h</td> <td></td> <td></td> <td>XXh</td>	2C04h			XXh
2C07h	2C05h			XXh
2C08h         DTC Transfer Vector Area         XXh           2C09h         DTC Transfer Vector Area         XXh           2C0Ah         DTC Transfer Vector Area         XXh           2C0Bh         DTC Transfer Vector Area         XXh           2C0Ch         XXh           2C0Ch         XXh           2C0Eh         DTC Transfer Vector Area         XXh           2C0Fh         DTC Transfer Vector Area         XXh           2C0Fh         DTC Transfer Vector Area         XXh           2C0Fh         DTC Transfer Vector Area         XXh           2C10h         DTC Transfer Vector Area         XXh           2C11h         DTC Transfer Vector Area         XXh           2C12h         DTC Transfer Vector Area         XXh           2C13h         DTC Transfer Vector Area         XXh           2C14h         XXh         XXh           2C15h         XXh         XXh           2C16h         DTC Transfer Vector Area         XXh           2C17h         DTC Transfer Vector Area         XXh           2C19h         DTC Transfer Vector Area         XXh           2C1hh         DTC Transfer Vector Area         XXh           2C1hh         DTC Transfer Vector Area </td <td>2C06h</td> <td></td> <td></td> <td>XXh</td>	2C06h			XXh
2C09h         DTC Transfer Vector Area         XXh           2C0Ah         DTC Transfer Vector Area         XXh           2C0Bh         DTC Transfer Vector Area         XXh           2C0Dh         XXh           2C0Eh         DTC Transfer Vector Area         XXh           2C0Fh         DTC Transfer Vector Area         XXh           2C10h         DTC Transfer Vector Area         XXh           2C10h         DTC Transfer Vector Area         XXh           2C11h         DTC Transfer Vector Area         XXh           2C12h         DTC Transfer Vector Area         XXh           2C13h         DTC Transfer Vector Area         XXh           2C14h         XXh         XXh           2C15h         XXh         XXh           2C16h         DTC Transfer Vector Area         XXh           2C18h         DTC Transfer Vector Area         XXh           2C18h         DTC Transfer Vector Area         XXh           2C19h         DTC Transfer Vector Area         XXh           2C1Ah         DTC Transfer Vector Area         XXh           2C1Ah         DTC Transfer Vector Area         XXh           2C1Ah         DTC Transfer Vector Area         XXh           2C1Ch </td <td></td> <td></td> <td></td> <td></td>				
2C0Ah         DTC Transfer Vector Area         XXh           2C0Bh         DTC Transfer Vector Area         XXh           2C0Ch         XXh           2C0Dh         XXh           2C0Dh         XXh           2C0Eh         DTC Transfer Vector Area         XXh           2C0Fh         DTC Transfer Vector Area         XXh           2C10h         DTC Transfer Vector Area         XXh           2C11h         DTC Transfer Vector Area         XXh           2C12h         DTC Transfer Vector Area         XXh           2C13h         DTC Transfer Vector Area         XXh           2C14h         XXh         XXh           2C15h         XXh         XXh           2C16h         DTC Transfer Vector Area         XXh           2C17h         DTC Transfer Vector Area         XXh           2C18h         DTC Transfer Vector Area         XXh           2C19h         DTC Transfer Vector Area         XXh           2C19h         DTC Transfer Vector Area         XXh           2C10h         DTC Transfer Vector Area         XXh           2C10h         DTC Transfer Vector Area         XXh           2C1Dh         DTC Transfer Vector Area         XXh <tr< td=""><td></td><td>DTC Transfer Vector Area</td><td></td><td></td></tr<>		DTC Transfer Vector Area		
2C0Bh         DTC Transfer Vector Area         XXh           2C0Ch         XXh           2C0Bh         XXh           2C0Eh         DTC Transfer Vector Area         XXh           2C0Fh         DTC Transfer Vector Area         XXh           2C10h         DTC Transfer Vector Area         XXh           2C11h         DTC Transfer Vector Area         XXh           2C12h         DTC Transfer Vector Area         XXh           2C13h         DTC Transfer Vector Area         XXh           2C14h         XXh         XXh           2C15h         XXh         XXh           2C16h         DTC Transfer Vector Area         XXh           2C17h         DTC Transfer Vector Area         XXh           2C18h         DTC Transfer Vector Area         XXh           2C18h         DTC Transfer Vector Area         XXh           2C19h         DTC Transfer Vector Area         XXh           2C19h         DTC Transfer Vector Area         XXh           2C1hh         DTC Transfer Vector Area         XXh           2C1hh         DTC Transfer Vector Area         XXh           2C1h         DTC Transfer Vector Area         XXh           2C1hh         DTC Transfer Vector Area <td>2C09h</td> <td>DTC Transfer Vector Area</td> <td></td> <td>XXh</td>	2C09h	DTC Transfer Vector Area		XXh
2C0Ch         XXh           2C0Dh         TC Transfer Vector Area           2C0Fh         DTC Transfer Vector Area           2C0Fh         DTC Transfer Vector Area           2C1h         DTC Transfer Vector Area           2C1h         DTC Transfer Vector Area           2C12h         DTC Transfer Vector Area           2C13h         DTC Transfer Vector Area           2C14h         XXh           2C15h         XXh           2C16h         DTC Transfer Vector Area           2C17h         DTC Transfer Vector Area           2C18h         DTC Transfer Vector Area           2C19h         DTC Transfer Vector Area           2C19h         DTC Transfer Vector Area           2C10h         DTC Transfer Vector Area           2C1h         DTC Transfer Vector Area           2C1h         DTC Transfer Vector Area           2C1h         DTC Transfer Vector Area           2C2h         DTC Transfer Vector Area           2C2h         DTC Transfer Vector Area				
2C0Dh         DTC Transfer Vector Area         XXh           2C0Fh         DTC Transfer Vector Area         XXh           2C10h         DTC Transfer Vector Area         XXh           2C11h         DTC Transfer Vector Area         XXh           2C11h         DTC Transfer Vector Area         XXh           2C12h         DTC Transfer Vector Area         XXh           2C13h         DTC Transfer Vector Area         XXh           2C14h         XXh         XXh           2C15h         XXh         XXh           2C16h         DTC Transfer Vector Area         XXh           2C17h         DTC Transfer Vector Area         XXh           2C18h         DTC Transfer Vector Area         XXh           2C19h         DTC Transfer Vector Area         XXh           2C19h         DTC Transfer Vector Area         XXh           2C1Bh         DTC Transfer Vector Area         XXh           2C1Ch         DTC Transfer Vector Area         XXh           2C1Dh         DTC Transfer Vector Area         XXh           2C1Eh         DTC Transfer Vector Area         XXh           2C1Fh         DTC Transfer Vector Area         XXh           2C20h         DTC Transfer Vector Area         XXh </td <td></td> <td>DTC Transfer Vector Area</td> <td></td> <td></td>		DTC Transfer Vector Area		
ZCOEh         DTC Transfer Vector Area         XXh           2COFh         DTC Transfer Vector Area         XXh           2C10h         DTC Transfer Vector Area         XXh           2C11h         DTC Transfer Vector Area         XXh           2C12h         DTC Transfer Vector Area         XXh           2C13h         DTC Transfer Vector Area         XXh           2C14h         XXh         XXh           2C15h         XXh         XXh           2C16h         DTC Transfer Vector Area         XXh           2C17h         DTC Transfer Vector Area         XXh           2C18h         DTC Transfer Vector Area         XXh           2C19h         DTC Transfer Vector Area         XXh           2C19h         DTC Transfer Vector Area         XXh           2C1h         DTC Transfer Vector Area         XXh           2C1Ch         DTC Transfer Vector Area         XXh           2C1Dh         DTC Transfer Vector Area         XXh           2C1Fh         DTC Transfer Vector Area         XXh           2C1Fh         DTC Transfer Vector Area         XXh           2C20h         DTC Transfer Vector Area         XXh           2C2h         DTC Transfer Vector Area         XXh <td>2C0Ch</td> <td></td> <td></td> <td></td>	2C0Ch			
2C0Fh         DTC Transfer Vector Area         XXh           2C10h         DTC Transfer Vector Area         XXh           2C11h         DTC Transfer Vector Area         XXh           2C12h         DTC Transfer Vector Area         XXh           2C13h         DTC Transfer Vector Area         XXh           2C14h         XXh         XXh           2C15h         XXh         XXh           2C16h         DTC Transfer Vector Area         XXh           2C17h         DTC Transfer Vector Area         XXh           2C18h         DTC Transfer Vector Area         XXh           2C19h         DTC Transfer Vector Area         XXh           2C1Ah         DTC Transfer Vector Area         XXh           2C1Bh         DTC Transfer Vector Area         XXh           2C1Ch         DTC Transfer Vector Area         XXh           2C1Dh         DTC Transfer Vector Area         XXh           2C1Fh         DTC Transfer Vector Area         XXh           2C2h         DTC Transfer Vector Area         XXh				
2C10h         DTC Transfer Vector Area         XXh           2C11h         DTC Transfer Vector Area         XXh           2C12h         DTC Transfer Vector Area         XXh           2C13h         DTC Transfer Vector Area         XXh           2C14h         XXh         XXh           2C15h         XXh         XXh           2C16h         DTC Transfer Vector Area         XXh           2C17h         DTC Transfer Vector Area         XXh           2C18h         DTC Transfer Vector Area         XXh           2C19h         DTC Transfer Vector Area         XXh           2C14h         DTC Transfer Vector Area         XXh           2C18h         DTC Transfer Vector Area         XXh           2C1Bh         DTC Transfer Vector Area         XXh           2C1Dh         DTC Transfer Vector Area         XXh           2C1Fh         DTC Transfer Vector Area         XXh           2C1Fh         DTC Transfer Vector Area         XXh           2C21h         DTC Transfer Vector Area         XXh           2C22h         DTC Transfer Vector Area         XXh				
2C11h         DTC Transfer Vector Area         XXh           2C12h         DTC Transfer Vector Area         XXh           2C13h         DTC Transfer Vector Area         XXh           2C14h         XXh           2C15h         XXh           2C16h         DTC Transfer Vector Area         XXh           2C17h         DTC Transfer Vector Area         XXh           2C18h         DTC Transfer Vector Area         XXh           2C19h         DTC Transfer Vector Area         XXh           2C1Ah         DTC Transfer Vector Area         XXh           2C1Bh         DTC Transfer Vector Area         XXh           2C1Ch         DTC Transfer Vector Area         XXh           2C1Dh         DTC Transfer Vector Area         XXh           2C1Eh         DTC Transfer Vector Area         XXh           2C1Fh         DTC Transfer Vector Area         XXh           2C20h         DTC Transfer Vector Area         XXh           2C21h         DTC Transfer Vector Area         XXh           2C22h         XXh		DTC Transfer Vector Area		
2C12h         DTC Transfer Vector Area         XXh           2C13h         DTC Transfer Vector Area         XXh           2C14h         XXh           2C15h         XXh           2C16h         DTC Transfer Vector Area         XXh           2C17h         DTC Transfer Vector Area         XXh           2C18h         DTC Transfer Vector Area         XXh           2C19h         DTC Transfer Vector Area         XXh           2C1Ah         DTC Transfer Vector Area         XXh           2C1Bh         DTC Transfer Vector Area         XXh           2C1Ch         DTC Transfer Vector Area         XXh           2C1Dh         DTC Transfer Vector Area         XXh           2C1Eh         DTC Transfer Vector Area         XXh           2C1Fh         DTC Transfer Vector Area         XXh           2C20h         DTC Transfer Vector Area         XXh           2C21h         DTC Transfer Vector Area         XXh           2C22h         XXh				
2C13h         DTC Transfer Vector Area         XXh           2C14h         XXh           2C15h         XXh           2C16h         DTC Transfer Vector Area         XXh           2C17h         DTC Transfer Vector Area         XXh           2C18h         DTC Transfer Vector Area         XXh           2C19h         DTC Transfer Vector Area         XXh           2C1Ah         DTC Transfer Vector Area         XXh           2C1Bh         DTC Transfer Vector Area         XXh           2C1Ch         DTC Transfer Vector Area         XXh           2C1Dh         DTC Transfer Vector Area         XXh           2C1Fh         DTC Transfer Vector Area         XXh           2C1Fh         DTC Transfer Vector Area         XXh           2C20h         DTC Transfer Vector Area         XXh           2C21h         DTC Transfer Vector Area         XXh           2C22h         XXh		DTC Transfer Vector Area		
2C14h         XXh           2C15h         XXh           2C16h         DTC Transfer Vector Area         XXh           2C17h         DTC Transfer Vector Area         XXh           2C18h         DTC Transfer Vector Area         XXh           2C19h         DTC Transfer Vector Area         XXh           2C1Ah         DTC Transfer Vector Area         XXh           2C1Bh         DTC Transfer Vector Area         XXh           2C1Ch         DTC Transfer Vector Area         XXh           2C1Dh         DTC Transfer Vector Area         XXh           2C1Eh         DTC Transfer Vector Area         XXh           2C1Fh         DTC Transfer Vector Area         XXh           2C20h         DTC Transfer Vector Area         XXh           2C21h         DTC Transfer Vector Area         XXh           2C22h         XXh				
2C15h         XXh           2C16h         DTC Transfer Vector Area         XXh           2C17h         DTC Transfer Vector Area         XXh           2C18h         DTC Transfer Vector Area         XXh           2C19h         DTC Transfer Vector Area         XXh           2C1Ah         DTC Transfer Vector Area         XXh           2C1Bh         DTC Transfer Vector Area         XXh           2C1Ch         DTC Transfer Vector Area         XXh           2C1Dh         DTC Transfer Vector Area         XXh           2C1Eh         DTC Transfer Vector Area         XXh           2C1Fh         DTC Transfer Vector Area         XXh           2C20h         DTC Transfer Vector Area         XXh           2C21h         DTC Transfer Vector Area         XXh           2C21h         DTC Transfer Vector Area         XXh           2C22h         XXh		DTC Transfer Vector Area		
2C16h         DTC Transfer Vector Area         XXh           2C17h         DTC Transfer Vector Area         XXh           2C18h         DTC Transfer Vector Area         XXh           2C19h         DTC Transfer Vector Area         XXh           2C1Ah         DTC Transfer Vector Area         XXh           2C1Bh         DTC Transfer Vector Area         XXh           2C1Ch         DTC Transfer Vector Area         XXh           2C1Dh         DTC Transfer Vector Area         XXh           2C1Eh         DTC Transfer Vector Area         XXh           2C1Fh         DTC Transfer Vector Area         XXh           2C20h         DTC Transfer Vector Area         XXh           2C21h         DTC Transfer Vector Area         XXh           2C22h         XXh				
2C17h         DTC Transfer Vector Area         XXh           2C18h         DTC Transfer Vector Area         XXh           2C19h         DTC Transfer Vector Area         XXh           2C1Ah         DTC Transfer Vector Area         XXh           2C1Bh         DTC Transfer Vector Area         XXh           2C1Ch         DTC Transfer Vector Area         XXh           2C1Dh         DTC Transfer Vector Area         XXh           2C1Eh         DTC Transfer Vector Area         XXh           2C1Fh         DTC Transfer Vector Area         XXh           2C20h         DTC Transfer Vector Area         XXh           2C21h         DTC Transfer Vector Area         XXh           2C22h         XXh				
2C18h         DTC Transfer Vector Area         XXh           2C19h         DTC Transfer Vector Area         XXh           2C1Ah         DTC Transfer Vector Area         XXh           2C1Bh         DTC Transfer Vector Area         XXh           2C1Ch         DTC Transfer Vector Area         XXh           2C1Dh         DTC Transfer Vector Area         XXh           2C1Eh         DTC Transfer Vector Area         XXh           2C1Fh         DTC Transfer Vector Area         XXh           2C20h         DTC Transfer Vector Area         XXh           2C21h         DTC Transfer Vector Area         XXh           2C22h         XXh				
2C19h         DTC Transfer Vector Area         XXh           2C1Ah         DTC Transfer Vector Area         XXh           2C1Bh         DTC Transfer Vector Area         XXh           2C1Ch         DTC Transfer Vector Area         XXh           2C1Dh         DTC Transfer Vector Area         XXh           2C1Eh         DTC Transfer Vector Area         XXh           2C1Fh         DTC Transfer Vector Area         XXh           2C20h         DTC Transfer Vector Area         XXh           2C21h         DTC Transfer Vector Area         XXh           2C22h         XXh				
2C1Ah         DTC Transfer Vector Area         XXh           2C1Bh         DTC Transfer Vector Area         XXh           2C1Ch         DTC Transfer Vector Area         XXh           2C1Dh         DTC Transfer Vector Area         XXh           2C1Eh         DTC Transfer Vector Area         XXh           2C1Fh         DTC Transfer Vector Area         XXh           2C20h         DTC Transfer Vector Area         XXh           2C21h         DTC Transfer Vector Area         XXh           2C22h         XXh         XXh		DTC Transfer Vector Area		
2C1Bh         DTC Transfer Vector Area         XXh           2C1Ch         DTC Transfer Vector Area         XXh           2C1Dh         DTC Transfer Vector Area         XXh           2C1Eh         DTC Transfer Vector Area         XXh           2C1Fh         DTC Transfer Vector Area         XXh           2C20h         DTC Transfer Vector Area         XXh           2C21h         DTC Transfer Vector Area         XXh           2C22h         XXh         XXh				
2C1Ch         DTC Transfer Vector Area         XXh           2C1Dh         DTC Transfer Vector Area         XXh           2C1Eh         DTC Transfer Vector Area         XXh           2C1Fh         DTC Transfer Vector Area         XXh           2C20h         DTC Transfer Vector Area         XXh           2C21h         DTC Transfer Vector Area         XXh           2C22h         XXh				
2C1Dh         DTC Transfer Vector Area         XXh           2C1Eh         DTC Transfer Vector Area         XXh           2C1Fh         DTC Transfer Vector Area         XXh           2C20h         DTC Transfer Vector Area         XXh           2C21h         DTC Transfer Vector Area         XXh           2C22h         XXh		DTC Transfer Vector Area		
2C1Eh         DTC Transfer Vector Area         XXh           2C1Fh         DTC Transfer Vector Area         XXh           2C20h         DTC Transfer Vector Area         XXh           2C21h         DTC Transfer Vector Area         XXh           2C22h         XXh				
2C1Fh         DTC Transfer Vector Area         XXh           2C20h         DTC Transfer Vector Area         XXh           2C21h         DTC Transfer Vector Area         XXh           2C22h         XXh				
2C20h         DTC Transfer Vector Area         XXh           2C21h         DTC Transfer Vector Area         XXh           2C22h         XXh				
2C21h DTC Transfer Vector Area XXh 2C22h				
2C22h				
		DTC Transfer Vector Area		XXh
: 2C30h	:			
	-	1		

2C30h 2C31h 2C32h 2C33h 2C34h 2C35h DTC Transfer Vector Area XXh DTC Transfer Vector Area DTC Transfer Vector Area XXh XXh 2C36h 2C37h XXh XXh 2C38h 2C39h XXh XXh XXh 2C3Ah 2C3Bh XXh 2C3Ch XXh 2C3Dh XXh 2C3Eh XXh 2C3Fh XXh 2C40h 2C41h DTC Control Data 0 DTCD0 XXh XXh 2C42h 2C43h 2C44h XXh XXh XXh 2C45h XXh XXh XXh 2C46h 2C47h 2C48h DTC Control Data 1 DTCD1 XXh XXh XXh 2C49h 2C4Ah XXh XXh XXh 2C4Bh 2C4Ch 2C4Dh 2C4Eh XXh 2C4Fh

X: Undefined

Note:

The blank areas are reserved and cannot be accessed by users.

SFR Information (10) (1) **Table 4.10** 

Address	Register	Symbol	After Reset
2C50h	DTC Control Data 2	DTCD2	XXh
2C51h		· · ·	XXh
2C52h			XXh
2C53h			XXh
2C54h	<del> </del>		XXh
2C55h			XXh
2C56h			XXh
2C57h	•		XXh
2C58h	DTC Control Data 3	DTCD3	XXh
2C59h	1		XXh
2C5Ah			XXh
2C5Bh			XXh
2C5Ch			XXh
2C5Dh			XXh
2C5Eh			XXh
2C5Fh			XXh
2C60h	DTC Control Data 4	DTCD4	XXh
2C61h	2 . 0 00.m.o. 2 a.a	12.02.	XXh
2C62h			XXh
2C63h			XXh
2C64h	1		XXh
2C65h			XXh
2C66h			XXh
2C67h	1		XXh
	DTC Control Data 5	DTCDE	
2C68h	DTC Control Data 5	DTCD5	XXh
2C69h			XXh
2C6Ah			XXh
2C6Bh	•		XXh
2C6Ch			XXh
2C6Dh			XXh
2C6Eh	•		XXh
2C6Fh			XXh
2C70h	DTC Control Data 6	DTCD6	XXh
2C71h			XXh
2C72h			XXh
2C73h			XXh
2C74h			XXh
2C75h			XXh
2C76h			XXh
2C77h			XXh
		DT00=	
2C78h	DTC Control Data 7	DTCD7	XXh
2C79h			XXh
2C7Ah			XXh
2C7Bh			XXh
2C7Ch			XXh
2C7Dh	1		XXh
2C7Eh			XXh
2C7Fh		<u>                                       </u>	XXh
2C80h	DTC Control Data 8	DTCD8	XXh
2C81h	1		XXh
2C82h			XXh
2C83h			XXh
2C84h	1		XXh
	<del> </del>		
2C85h			XXh
2C86h			XXh
2C87h			XXh
2C88h	DTC Control Data 9	DTCD9	XXh
	D TO CONTITUI Data 3	PIODS	7/11
2C89h			XXh
2C8Ah			XXh
2C8Bh	1		XXh
2C8Ch			XXh
2C8Dh			XXh
2C8Eh	1		XXh
2C8Fh			XXh
2C90h	DTC Control Data 10	DTCD10	XXh
2C91h	1		XXh
2C92h			XXh
2C93h			XXh
2C94h	1		XXh
2C95h			XXh
2C96h			XXh
2C97h	1		XXh
200711	I .	I	

X: Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (11) (1) **Table 4.11** 

Address   Address   Agglater   Symbol   After Naset   Address				
Copies	Address	Register	Symbol	After Reset
Copies	2C98h			
2008   2008			1	
2008    2007		1		
2006h   2008h   2008			1	
2006h   2008h   2008	2C9Bh	1		XXh
ZGOBh   ZGSEh   ZGSE		†	1	
2008				
C2CAPh   C				
C2CAPh   C	2C9Fh			XXh
2CAAh   2CAA		1		
ZCA2h				
ZCA2h	2CA0h	DTC Control Data 12	DTCD12	XXh
ZCA2h	2CA1h	1		XXh
ZCASh   ZCASh   ZCASh   ZASh   ZASh		1		
2CA4h   2CA6h   2CA6				
ZCA6h   ZCA7h   ZCA8h   ZCA7h   ZCA8h   ZCA7h   ZCA8h   ZCA7h   ZCA8h   ZCA7h   ZCA8h   ZCA8				
ZCA6h   ZCA7h   ZCA8h   ZCA7h   ZCA8h   ZCA7h   ZCA8h   ZCA7h   ZCA8h   ZCA7h   ZCA8h   ZCA8	2CA4h			XXh
ZCAPh   ZCAP		1		
ZCAPh   ZCAP		4		
2CA8h	2CA6n			
2CA8h	2CA7h			XXh
ZCA9h		DTC Control Data 13	DTCD13	XXh
ZCABh   ZCACh   ZCAC		2 7 0 00111101 24144 10	2.02.0	
ZCABh   ZCACh   ZCADh   ZCAEh   ZCBEH   ZCEBH   ZCEB		1		
SCACh   SCAC			1	
SCACh   SCAC	2CABh		1	XXh
ZCADh   ZCAPh   ZCAPh   ZCBh   ZCBh		1	1	
ZOZAFh   ZAZAFh   Z			1	
ZCBTh   CCBTh   CCCBTh   CC			1	
ZCBTh   CCBTh   CCCBTh   CC	2CAEh		1	XXh
ZCBDh   ZCBZh   ZCBZ		1	1	
ZCB3h   ZCB3		DTC Control Data 14	DTCD14	
2CB2h   2CB3h   2CB4h   2CB5h   2CB5		DTC Control Data 14	D1CD14	
2CB3h   2CB4h   2CB5h   2CB7h   2CB7h   2CB7h   2CB7h   2CB7h   2CB8h   2CB7h   2CB8h   2CC8h   2CC8	2CB1h			XXh
2CB3h   2CB4h   2CB5h   2CB7h   2CB7h   2CB7h   2CB7h   2CB7h   2CB8h   2CB7h   2CB8h   2CC8h   2CC8	2CB2h	1		XXh
ZCB4h   ZCB5h   ZCB6h   ZCB6h   ZCB6h   ZCB7h   ZCB8h   ZCB8		1	1	
ZCBSh   ZCBSh   ZCB7h   ZCB8h   ZCB8		1		
2CB6h   2CB7h   2CB8h   2CC8h   2CC8				XXh
2CB6h   2CB7h   2CB8h   2CC8h   2CC8	2CB5h	1		XXh
2CB7h   2CB9h   2CB8h   2CC9h   2CC9h   2CC9h   2CC9h   2CC8h   2CC8h   2CC8h   2CC8h   2CC8h   2CC8h   2CC8h   2CC9h   2CC9		4		
2CB8h   2CC3h   2CC3h   2CC3h   2CC3h   2CC3h   2CC3h   2CC3h   2CC6h   2CC6		1		
2CB9h   2CB6h   2CBCh   2CBCh   2CBCh   2CBCh   2CBCh   2CBCh   2CBCh   2CBCh   2CCCh   2CCTh   2CCCh   2CCTh   2CCCh   2CCTh   2CCCh   2CCCCh   2CCCh   2CCCh   2CCCh   2CCCh   2CCCCh   2CCCCCCCCCC				
2CB9h   2CB6h   2CBCh   2CBCh   2CBCh   2CBCh   2CBCh   2CBCh   2CBCh   2CBCh   2CCCh   2CCTh   2CCCh   2CCTh   2CCCh   2CCTh   2CCCh   2CCCCh   2CCCh   2CCCh   2CCCh   2CCCh   2CCCCh   2CCCCCCCCCC	2CB8h	DTC Control Data 15	DTCD15	XXh
Accept				
ZCBBh   ZCBCh   ZCBDh   ZCBBh   ZXh   XXh   XX		1		
ZCBCh   ZCBCh   ZCBFh   ZCC0h   ZCC1h   ZCC2h   ZCC2h   ZCC3h   ZCC4h   ZCC2h   ZCC6h   ZCC6				
ZCBCh   ZCBCh   ZCBFh   ZCC0h   ZCC1h   ZCC2h   ZCC2h   ZCC3h   ZCC4h   ZCC2h   ZCC6h   ZCC6	2CBBh			XXh
ZCBDh   ZCBEh   ZSBFh   ZSBFh   ZSKh   XXh   X		1		
ZCBEh   ZCBFh   ZXh   ZXh   ZXh   ZXh   ZCOh   ZCC1h   ZCC2h   ZCC3h   ZCC4h   ZCC3h   ZCC4h   ZXh   ZXh   ZCC6h   ZXh   ZCC6h   ZXh   ZCC6h   ZXh   ZCC6h   ZCC6h   ZXh   ZCC6h   ZCC6h   ZCC6h   ZCC6h   ZXh   ZCC6h   ZCC				
CCC0h				
2CBFh   2CCOh   2CC1h   2CC2h   2CC2h   2CC3h   2CC4h   2CC5h   2CC6h   2CC7h   2CC8h   2CC7h   2CC8h   2CC8	2CBEh			XXh
DTC Control Data 16	2CRFh	1		
SCC1h   CC2h   CC2h   CC2h   CC3h   CC4h   CC5h   CC5h   CC5h   CC6h			570540	
CCC2h   CCC3h   CCC4h   CCC5h   CCC6h   CCC6h   CCC6h   CCC7h   CCC6h   CCC7h   CCC6h   CCC7h   CCC7		DTC Control Data 16	DTCD16	
Second   S	2CC1h			XXh
Second   S	2CC2h	1		XXh
State		4		
Second   S				
CCC6h   CCC7h   CCC9h   CCC9	2CC4h			XXh
CCC6h   CCC7h   CCC9h   CCC9	2CC5h	1		XXh
CCC8h   CCC9h   CCC9h   CCC6h   CCC6		†	1	
DTC Control Data 17			1	
CCC9h   CCCAh   CCCBh   CCCCh   CCCCCh   CCCCCh   CCCCCCCC		<u> </u>	<u> 1                                   </u>	
CCC9h   CCCAh   CCCBh   CCCCh   CCCCCh   CCCCCh   CCCCCCCC	2CC8h	DTC Control Data 17	DTCD17	XXh
SCCAh   2CCBh   2CCCh   2CCCh   2CCCh   2CCFh   2CD6h   2CD6h   2CD2h   2CD3h   2CD4h   2CD5h   2CD6h   2CD6h   2CD6h   2CD8h   2CD8		1	1	
CCCBh   CCCCh   CCCEh   CCCE   CCCEh   CCCEh   CCCEh   CCCEh   CCCEh   CCCEh   CCCEh   CCCE   CCCE		1	1	
SCCCh			1	XXN
SCCCh	2CCBh		1	XXh
CCCPh   CCCFh   CCCFFh   CCCFFh   CCCFFh   CCCFFh   CCCFFh   CCCFFh   CCCFFh   CCCFFFh   CCCFFFh   CCCFFFh   CCCFFFFh   CCCFFFFF   CCCFFFFF   CCCFFFF   CCCFFF   CCC		1	1	
CCCEh   CCCFh   CCCF		1	1	
CCCFh			1	AAI1
DTC Control Data 18			1	XXh
DTC Control Data 18	2CCFh		1	XXh
CD1h		DTC Control Data 19	DTCD19	
2CD2h		DIO CONITO DALA 10	סוסטוס	AAH
XXh			1	
XXh	2CD2h		1	XXh
XXh		1	1	
CD5h	200311		1	
2CD6h			1	
2CD6h	2CD5h		1	XXh
2CD7h		1	1	
2CD8h			1	
XXh		<u> </u>	<u> 1                                   </u>	
XXh	2CD8h	DTC Control Data 19	DTCD19	XXh
2CDAh			1	
2CDBh         XXh           2CDCh         XXh           2CDDh         XXh           2CDEh         XXh		1	1	
2CDCh 2CDDh 2CDEh XXh XXh XXh	2CDAh		1	
2CDCh 2CDDh 2CDEh XXh XXh XXh	2CDRh		1	XXh
2CDDh 2CDEh XXh XXh		1	1	
2CDEh XXh		1	1	
2CDEh 2CDFh XXh XXh			1	
2CDFh XXh	2CDFh		1	XXh
ZODIII		†	1	
	ZUDFN		1	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\

X: Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users.

Table 4.12 SFR Information (12) (1)

Address	Register	Symbol	After Reset
2CE0h	DTC Control Data 20	DTCD20	XXh
2CE1h			XXh
2CE2h			XXh
2CE3h			XXh
2CE4h			XXh
2CE5h			XXh
2CE6h			XXh
2CE7h			XXh
2CE8h	DTC Control Data 21	DTCD21	XXh
2CE9h			XXh
2CEAh			XXh
2CEBh	]		XXh
2CECh			XXh
2CEDh			XXh
2CEEh			XXh
2CEFh			XXh
2CF0h	DTC Control Data 22	DTCD22	XXh
2CF1h			XXh
2CF2h			XXh
2CF3h			XXh
2CF4h			XXh
2CF5h			XXh
2CF6h			XXh
2CF7h			XXh
2CF8h	DTC Control Data 23	DTCD23	XXh
2CF9h			XXh
2CFAh			XXh
2CFBh			XXh
2CFCh			XXh
2CFDh			XXh
2CFEh			XXh
2CFFh			XXh
2D00h			
:			
2FFFh	· · · · · · · · · · · · · · · · · · ·		1

X: Undefined

The blank areas are reserved and cannot be accessed by users.

Table 4.13 ID Code Areas and Option Function Select Area

Address	Area Name	Area Name Symbol Symbol			
:		·			
FFDBh	Option Function Select Register 2	OFS2	(Note 1)		
:		<u>.</u>			
FFDFh	ID1		(Note 2)		
:	•		•		
FFE3h	ID2		(Note 2)		
:					
FFEBh	ID3		(Note 2)		
:					
FFEFh	ID4		(Note 2)		
<u>:</u>					
FFF3h	ID5		(Note 2)		
:					
FFF7h	ID6		(Note 2)		
:					
FFFBh	ID7		(Note 2)		
<u>:</u>		1050			
FFFFh	Option Function Select Register	OFS	(Note 1)		

- The option function select area is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program.
   Do not write additions to the option function select area. If the block including the option function select area is erased, the option function select area is set to FFh.
  - When blank products are shipped, the option function select area is set to FFh. It is set to the written value after written by the user. When factory-programming products are shipped, the value of the option function select area is the value programmed by the user.
- 2. The ID code areas are allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. Do not write additions to the ID code areas. If the block including the ID code areas is erased, the ID code areas are set to FFh. When blank products are shipped, the ID code areas are set to FFh. They are set to the written value after written by the user. When factory-programming products are shipped, the value of the ID code areas is the value programmed by the user.

#### 5. **Electrical Characteristics**

Table 5.1 **Absolute Maximum Ratings** 

Symbol	Parameter	Condition	Rated Value	Unit
Vcc/AVcc	Supply voltage		-0.3 to 6.5	V
Vı	Input voltage (1)		-0.3 to Vcc + 0.3	V
IIN	Input current (1)	(2, 3, 4)	-4 to 4	mA
Vo	Output voltage		-0.3 to Vcc + 0.3	V
Pd	Power dissipation	$-40^{\circ}C \le T_{opr} \le 85^{\circ}C$	300	mW
		$85^{\circ}C < T_{opr} \le 125^{\circ}C$	125	mW
Topr	Operating ambient temperature		-40 to 85 (J version) / -40 to 125 (K version)	°C
Tstg	Storage temperature		-65 to 150	°C

- 1. Meet the specified range for the input voltage or the input current.
- Applicable ports: P0, P1, P3\_1, P3\_3 to P3\_7, P4\_5, P5\_3, P5\_4
   The total input current must be 12 mA or less.
- 4. Even if no voltage is supplied to Vcc, the input current may cause the MCU to be powered on and operate. When a voltage is supplied to Vcc, the input current may cause the supply voltage to rise. Since operations in any cases other than above are not guaranteed, use the power supply circuit in the system to ensure the supply voltage for the MCU is stable within the specified range.

**Recommended Operating Conditions** Table 5.2

Comple al	Parameter		Conditions		Standard		Unit		
Symbol		Par	ameter		Conditions	Min.	Тур.	Max.	Unit
Vcc/AVcc	Supply voltage					2.7	-	5.5	V
Vss/AVss	Supply voltage					-	0	-	V
VIH	Input "H" voltage	Other th	nan CMOS ii	nput		0.8 Vcc	_	Vcc	V
		CMOS	Inputlevel	•	4.0 V ≤ Vcc ≤ 5.5 V	0.5 Vcc	=	Vcc	V
		input	switching	: 0.35 Vcc	2.7 V ≤ Vcc < 4.0 V	0.55 Vcc	=	Vcc	V
			function (I/O port)	Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0.65 Vcc	-	Vcc	V
			(I/O port)	: 0.5 Vcc	2.7 V ≤ Vcc < 4.0 V	0.7 Vcc	-	Vcc	V
				Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0.85 Vcc	=	Vcc	V
				: 0.7 Vcc	2.7 V ≤ Vcc < 4.0 V	0.85 Vcc	=	Vcc	V
		Externa	I clock input	(XOUT)		1.2	=	Vcc	V
VIL	Input "L" voltage	Other th	nan CMOS ii	nput		0	=	0.2 Vcc	V
		input switching function (I/O port) : 0.35 Vcc Input level selection : 0.5 Vcc			4.0 V ≤ Vcc ≤ 5.5 V	0	=	0.2 Vcc	V
					2.7 V ≤ Vcc < 4.0 V	0	=	0.2 Vcc	V
				i induit level selection	4.0 V ≤ Vcc ≤ 5.5 V	0	_	0.4 Vcc	V
			: 0.5 Vcc	2.7 V ≤ Vcc < 4.0 V	0	=	0.3 Vcc	V	
			Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0	=	0.55 Vcc	V	
				: 0.7 Vcc	2.7 V ≤ Vcc < 4.0 V	0	=	0.45 Vcc	V
		Externa	I clock input	(XOUT)		0	=	0.4	V
IOH(sum)	Peak sum output "F	l" current	" current   Sum of all pins IOH(peak)			-	=	-80	mA
IOH(sum)	Average sum output	"H" current	Sum of all	pins IOH(avg)		-	-	-40	mA
IOH(peak)	Peak output "H" cur	rent				-	=	-10	mA
IOH(avg)	Average output "H"	current				-	=	-5	mA
IOL(sum)	Peak sum output "L	" current	Sum of all	pins IOL(peak)		_	-	80	mA
IOL(sum)	Average sum output	"L" current	Sum of all	pins IOL(avg)		=	=	40	mA
IOL(peak)	Peak output "L" cur	rent				-	=	10	mA
IOL(avg)	Average output "L"	current				_	-	5	mA
f(XIN)	XIN clock input osc	llation free	quency		2.7 V ≤ Vcc ≤ 5.5 V			20	MHz
fOCO40M	When used as the	count sour	ce for timer	RC or timer RD (3)	2.7 V ≤ Vcc ≤ 5.5 V	32	_	40	MHz
fOCO-F	fOCO-F frequency				2.7 V ≤ Vcc ≤ 5.5 V	_	-	20	MHz
_	System clock freque	ency			2.7 V ≤ Vcc ≤ 5.5 V	-	-	20	MHz
f(BCLK)	CPU clock frequence	у			2.7 V ≤ Vcc ≤ 5.5 V	_	_	20	MHz

- 1. Vcc = 2.7 to 5.5 V and Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.
- The average output current indicates the average value of current measured during 100 ms.
   fOCO40M can be used as the count source for timer RC or timer RD in the range of Vcc = 2.7 V to 5.5V.

Table 5.3 Recommended Operating Conditions (2)

Symbol	Parameter		Conditions	Standard			Unit
Symbol			Conditions	Min.	Тур.	Max.	Offic
IIC(H)	High input injection current	P0, P1, P3_1, P3_3 to P3_7, P4_5, P5_3, P5_4	$V_{I} > V_{CC}$	_	_	2	mA
IIC(L)	Low input injection current	P0, P1, P3_1, P3_3 to P3_7, P4_5, P5_3, P5_4	$V_I < V_{SS}$	-	_	-2	mA
$\Sigma$  IIC	Total injection current			-	-	8	mA

1. Vcc = 4.5 to 5.5 V and Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.




Figure 5.1 Ports P0 to P1, P3\_1, P3\_3 to P3\_7, P4\_2, P4\_5 to P4\_7, P5\_3, and P5\_4 Timing Measurement Circuit

Table 5.4 A/D Converter Characteristics

Cumbal	Parameter		Conditions		Standard			Unit
Symbol					Min.	Тур.	Max.	Unit
_	Resolution		Vref = AVCC		-	-	10	Bit
_	Absolute accuracy	10-bit mode	Vref = AVCC = 5.0 V	AN0 to AN7 input, AN8 to AN11 input	-	_	±3	LSB
			Vref = AVCC = 3.0 V	AN0 to AN7 input, AN8 to AN11 input	-	=	±5	LSB
		8-bit mode	Vref = AVCC = 5.0 V	AN0 to AN7 input, AN8 to AN11 input	=	-	±2	LSB
			Vref = AVCC = 3.0 V	AN0 to AN7 input, AN8 to AN11 input	-	-	±2	LSB
φAD	AD A/D conversion clock		$4.0 \text{ V} \le \text{Vref} = \text{AVCC} \le 5.5 \text{ V}$ (2) $2.7 \text{ V} \le \text{Vref} = \text{AVCC} \le 5.5 \text{ V}$ (2)		2	-	20	MHz
					2	-	10	MHz
-	Tolerance level impedance				-	3	_	kΩ
tconv	Conversion time	10-bit mode	Vref = AVCC = 5.0 V, ¢	AD = 20 MHz	2.2	=	=	μS
		8-bit mode	Vref = AVCC = 5.0 V, φAD = 20 MHz		2.2	=	-	μS
tsamp	Sampling time		φAD = 20 MHz		0.80	-	-	μS
lVref	Vref current (4)		Vcc = 5 V, XIN = f1 = φAD = 20 MHz		-	45	_	μΑ
Vref	Reference voltage		2.7	-	AVcc	V		
VIA	Analog input voltage (3)				0	-	Vref	V
OCVREF	On-chip reference voltage		2 MHz ≤ φAD ≤ 4MHz		1.14	1.34	1.54	V

- 1.  $Vcc/AVcc = V_{ref} = 2.7$  to 5.5 V, Vss = 0 V and  $T_{opr} = -40$  to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.
- 2. The A/D conversion result will be undefined in wait mode, stop mode, when the flash memory stops, and in low-current-consumption mode. Do not perform A/D conversion in these states or transition to these states during A/D conversion.
- 3. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.
- 4. When the D/A converter unused.

Table 5.5 D/A Converter Characteristics

Symbol	Parameter	Condition	Standard			- Unit
			Min.	Тур.	Max.	Offic
=	Resolution		=	_	8	Bit
_	Absolute accuracy		=	-	2.5	LSB
tsu	Setup time		=	-	3	μS
Ro	Output resistor		=	6	-	kΩ
IVref	Reference power input current	(Note 2)	=	-	1.5	mA

- 1. Vcc/AVcc = Vref = 2.7 to 5.5 V and Topr = -40 to  $85^{\circ}C$  (J version) / -40 to  $125^{\circ}C$  (K version), unless otherwise specified.
- 2. This applies when one D/A converter is used and the value of the DAi register (i = 0 or 1) for the unused D/A converter is 00h. The resistor ladder of the A/D converter is not included.

 Table 5.6
 Comparator B Electrical Characteristics

Symbol	Parameter	Condition		Unit		
			Min.	Тур.	Max.	Offic
Vref	IVREF1, IVREF3 input reference voltage		0	_	Vcc - 1.4	V
Vı	IVCMP1, IVCMP3 input voltage		-0.3	-	Vcc + 0.3	V
_	Offset		=	5	100	mV
td	Comparator output delay time (2)	Vı = Vref ± 100 mV	_	0.1	-	μS
Ісмр	Comparator operating current	Vcc = 5.0 V	=	17.5	=	μΑ

- 1. VCC = 2.7 to 5.5 V,  $T_{OPT} = -40$  to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.
- 2. When the digital filter is disabled.

Table 5.7 Flash Memory (Program ROM) Electrical Characteristics

Symbol	Parameter	Conditions	Standard			
Symbol			Min.	Тур.	Max.	Unit
_	Program/erase endurance (2)	R8C/33G Group	1,000 (3)	_	-	times
		R8C/33H Group	100 (3)	_	=	times
_	Byte program time (program/erase endurance ≤ 100 times)		-	80	300	μS
_	Byte program time (program/erase endurance > 100 times)		-	80	500	μS
-	Block erase time		=	0.3	4	s
td(SR-SUS)	Time delay from suspend request until suspend		-	-	5+CPU clock x 3 cycles	ms
_	Interval from erase start/restart until following suspend request		0	=	_	μS
_	Time from suspend until erase restart		-	-	30+CPU clock × 1 cycle	μS
td(CMDRST- READY)	Time from when command is forcibly terminated until reading is enabled		-	-	30+CPU clock × 1 cycle	μS
-	Program, erase voltage		2.7	-	5.5	V
-	Read voltage		2.7	-	5.5	V
_	Program, erase temperature		-40	-	85°C (J version), 125°C (K version)	°C
_	Data hold time <sup>(7)</sup>	Ambient temperature = 55°C (8)	20	=	-	year

- 1. VCC = 2.7 to 5.5 V and Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.
- 2. Definition of programming/erasure endurance
  - The programming and erasure endurance is defined on a per-block basis.
  - If the programming and erasure endurance is n (n = 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.
  - However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
- 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
- 5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 7. The data hold time includes time that the power supply is off or the clock is not supplied.
- 8. This data hold time includes 3,000 hours in Ta =  $125^{\circ}$ C and 7,000 hours in Ta =  $85^{\circ}$ C.

Symbol	Parameter	Conditions		Unit		
Symbol			Min.	Тур.	Max.	Unit
=	Program/erase endurance (2)		10,000 (3)	-	=	times
=	Byte program time (program/erase endurance ≤ 1,000 times)		_	160	950	μS
_	Byte program time (program/erase endurance > 1,000 times)		_	300	950	μS
_	Block erase time (program/erase endurance ≤ 1,000 times)		_	0.2	1	S
=	Block erase time (program/erase endurance > 1,000 times)		_	0.3	1	S
td(SR-SUS)	Time delay from suspend request until suspend		_	-	3+CPU clock × 3 cycles	ms
_	Interval from erase start/restart until following suspend request		0	-	-	μS
=	Time from suspend until erase restart		_	-	30+CPU clock x 1 cycle	μS
td(CMDRST- READY)	Time from when command is forcibly terminated until reading is enabled		_	-	30+CPU clock × 1 cycle	μS
	Program, erase voltage		2.7	_	5.5	V
	Read voltage		2.7	_	5.5	V
=	Program, erase temperature		-40	-	85°C (J version), 125°C (K version)	°C
_	Data hold time (7)	Ambient temperature = 55 °C (8)	20	=	-	year

Table 5.8 Flash Memory (Data flash Block A to Block D) Electrical Characteristics

- 1. Vcc = 2.7 to 5.5 V and Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.
- 2. Definition of programming/erasure endurance
  - The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

- However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
- 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A to D can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
- 5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 7. The data hold time includes time that the power supply is off or the clock is not supplied.
- 8. This data hold time includes 3,000 hours in Ta =  $125^{\circ}$ C and 7,000 hours in Ta =  $85^{\circ}$ C.




Figure 5.2 Time delay until Suspend

Table 5.9 Voltage Detection 0 Circuit Electrical Characteristics

Symbol	Parameter	Condition	Standard Standard		l	Unit	
Symbol	Faranielei	Condition	Min.	Тур.	Max.	Offic	
Vdet0	Voltage detection level	At the falling of Vcc	2.70	2.85	3.05	V	
_	Voltage detection 0 circuit response time (3)	At the falling of Vcc from 5 V to (Vdet0 – 0.1) V	-	6	150	μS	
=	Voltage detection circuit self power consumption	VCA25 = 1, Vcc = 5.0 V	=	1.5	=	μΑ	
td(E-A)	Waiting time until voltage detection circuit operation starts <sup>(2)</sup>		=	=	100	μS	

- 1. The measurement condition is Vcc = 2.7 V to 5.5 V and Topr = -40 to 85°C (J version) / -40 to 125°C (K version).
- 2. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.
- 3. Time until the voltage monitor 0 reset is generated after the voltage passes Vdeto.

Table 5.10 Voltage Detection 1 Circuit Electrical Characteristics

Symbol	Parameter	Condition		Standard	l	Unit
Symbol	Parameter	Condition	Min.	Тур.	Max.	Onit
Vdet1	Voltage detection level Vdet1_7 (2)	At the falling of Vcc	2.95	3.25	3.55	V
	Voltage detection level Vdet1_8 (2)	At the falling of Vcc	3.10	3.40	3.70	V
	Voltage detection level Vdet1_9 (2)	At the falling of Vcc	3.25	3.55	3.85	V
	Voltage detection level Vdet1_A (2)	At the falling of Vcc	3.40	3.70	4.00	V
	Voltage detection level Vdet1_B (2)	At the falling of Vcc	3.55	3.85	4.15	V
	Voltage detection level Vdet1_C (2)	At the falling of Vcc	3.70	4.00	4.30	V
	Voltage detection level Vdet1_D (2)	At the falling of Vcc	3.85	4.15	4.45	V
	Voltage detection level Vdet1_E (2)	At the falling of Vcc	4.00	4.30	4.60	V
=	Hysteresis width at the rising of Vcc in voltage detection 1 circuit		=	0.10	-	V
_	Voltage detection 1 circuit response time (3)	At the falling of Vcc from 5 V to (Vdet1_7 – 0.1) V	-	60	150	μS
-	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V	-	1.7	_	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts (4)		=	=	100	μS

- 1. The measurement condition is Vcc = 2.7 V to 5.5 V and Topr = -40 to 85°C (J version) / -40 to 125°C (K version).
- 2. Select the voltage detection level with bits VD1S0 to VD1S3 in the VD1LS register.
- 3. Time until the voltage monitor 1 interrupt request is generated after the voltage passes Vdet1.
- 4. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.

Cumbal	Parameter	Condition		Standard		Unit
Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
Vdet2	Voltage detection level Vdet2	At the falling of Vcc	3.70	4.00	4.30	V
_	Hysteresis width at the rising of Vcc in voltage detection 2 circuit		-	0.10	-	V
_	Voltage detection 2 circuit response time (2)	At the falling of Vcc from 5 V to (Vdet2 – 0.1) V	-	20	150	μS
_	Voltage detection circuit self power consumption	VCA27 = 1, Vcc = 5.0 V	_	1.7	_	μА
td(E-A)	Waiting time until voltage detection circuit operation starts <sup>(3)</sup>		-	_	100	μS


- 1. The measurement condition is Vcc = 2.7 V to 5.5 V and  $T_{opr} = -40$  to  $85^{\circ}C$  (J version) / -40 to  $125^{\circ}C$  (K version).
- 2. Time until the voltage monitor 2 interrupt request is generated after the voltage passes Vdet2.
- 3. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.

Table 5.12 Power-on Reset Circuit (2)

Symbol	Parameter	Condition		Standard	Standard		
Symbol	Symbol	Faiametei	Condition	Min.	Тур.	Max.	Unit
trth	External power Vcc rise gradient	(1)	0	-	50,000	mV/msec	

#### Notes:

- 1. The measurement condition is Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.
- 2. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVDAS bit in the OFS register to 0.



- Vdeto indicates the voltage detection level of the voltage detection 0 circuit. Refer to 6. Voltage Detection Circuit for details.
- 2. tw(por) indicates the duration the external power Vcc must be held below the valid voltage (0.5 V) to enable a power-on reset. When turning on the power after it falls with voltage monitor 0 reset disabled, maintain tw(por) for 1 ms or more.

Figure 5.3 Power-on Reset Circuit Electrical Characteristics

Table 5.13 High-speed On-Chip Oscillator Circuit Electrical Characteristics

Cumbal	Parameter	Condition		Standard		Unit
Symbol	Farameter	Condition	Min.	Тур.	Max.	Offic
_	High-speed on-chip oscillator frequency after reset	Vcc = 2.7 V to 5.5 V, -40°C ≤ Topr ≤ 85°C (J version) /	=	40	-	MHz
	High-speed on-chip oscillator frequency when the FRA4 register correction value is written into the FRA1 register and the FRA5 register correction value into the FRA3 register (3)	-40°C ≤ Topr ≤ 125°C (K version)	-	36.864	_	MHz
	High-speed on-chip oscillator frequency when the FRA6 register correction value is written into the FRA1 register and the FRA7 register correction value into the FRA3 register		-	32	_	MHz
	High-speed on-chip oscillator frequency temperature. supply voltage dependence (2)		<b>-</b> 5	-	5	%
_	Oscillation stability time		-	200	_	μS
_	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	-	400	_	μА

- 1. Vcc = 2.7 to 5.5 V,  $T_{opr} = -40$  to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.
- 2. This indicates the precision error for the oscillation frequency of the high-speed on-chip oscillator.
- 3. This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be 0% when the serial interface is used in UART mode.

Table 5.14 Low-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition	Standard			
Symbol	Farameter	Condition	Min.	Тур.	Max.	Offic
fOCO-S	Low-speed on-chip oscillator frequency	2.7 V ≤ Vcc < 4.2 V	106.25	125	143.75	kHz
		$4.2 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	112.5	125	137.5	
fOCO-WDT	Low-speed on-chip oscillator frequency for watchdog	2.7 V ≤ Vcc < 4.2 V	106.25	125	143.75	kHz
	timer	4.2 V ≤ Vcc < 5.5 V	112.5	125	137.5	
=	Oscillation stability time	Vcc = 5.0 V, Topr = 25°C	=	30	100	μS
_	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	_	3	-	μΑ

#### Note:

1. Vcc = 2.7 to 5.5 V,  $T_{opr} = -40$  to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.

Table 5.15 Power Supply Circuit Timing Characteristics

Symbol	Parameter	Condition	,	Standard		Unit
Symbol	r alametei	Condition	Min.	Тур.	Max.	Offic
td(P-R)	Time for internal power supply stabilization during power-on <sup>(2)</sup>		ı	ı	2,000	μS

- 1. The measurement condition is VCC = 2.7 V to 5.5 V and Topr =  $-40 \text{ to } 85^{\circ}\text{C}$  (J version) /  $-40 \text{ to } 125^{\circ}\text{C}$  (K version).
- 2. Waiting time until the internal power supply generation circuit stabilizes during power-on.

Table 5.16 Timing Requirements of Synchronous Serial Communication Unit (SSU) (1)

Cumbal	Paramete		Conditions		Stand	lard	Lloit
Symbol	Paramete	ſ	Conditions	Min.	Тур.	Max.	Unit
tsucyc	SSCK clock cycle time	е		4	=	=	tcyc (2)
tHI	SSCK clock "H" width	SSCK clock "H" width		0.4	1	0.6	tsucyc
tLO	SSCK clock "L" width			0.4	_	0.6	tsucyc
trise	SSCK clock rising	Master		=	=	1	tcyc (2)
	time	Slave		=	_	1	μS
tFALL	SSCK clock falling	Master		_	=	1	tcyc (2)
	time	Slave		=	_	1	μS
tsu	SSO, SSI data input s	etup time		100	=	=	ns
tH	SSO, SSI data input h	old time		1	_	-	tcyc (2)
tLEAD	SCS setup time	Slave		1tcyc + 50	-	-	ns
tLAG	SCS hold time	Slave		1tcyc + 50	-	-	ns
top	SSO, SSI data output delay time			-	=	1	tcyc (2)
tsa	SSI slave access time		2.7 V ≤ Vcc ≤ 5.5 V	=	П	1.5tcyc + 100	ns
tor	SSI slave out open tir	ne	2.7 V ≤ Vcc ≤ 5.5 V	_	-	1.5tcyc + 100	ns

- 1. Vcc = 2.7 to 5.5 V, Vss = 0 V and  $T_{opr} = -40$  to  $85^{\circ}C$  (J version) / -40 to  $125^{\circ}C$  (K version), unless otherwise specified.
- 2. 1 tcyc = 1/f1(s)




Figure 5.4 I/O Timing of Synchronous Serial Communication Unit (SSU) (Master)




Figure 5.5 I/O Timing of Synchronous Serial Communication Unit (SSU) (Slave)




Figure 5.6 I/O Timing of Synchronous Serial Communication Unit (SSU) (Clock Synchronous Communication Mode)

Table 5.17 Electrical Characteristics (1) [4.2 V  $\leq$  Vcc  $\leq$  5.5 V]

Symbol	Dor	ameter	Condition		Standard		Linit
Symbol	Fai	ametei	Condition	Min.	Тур.	Max.	V V V V V V V V V V μA μA κΩ ΜΩ
Vон	Output "H" voltage	Other than XOUT	Iон = −5 mA	Vcc - 2.0	-	Vcc	V
			IOH = -200 μA	Vcc - 0.3	-	Vcc	V
		XOUT	IOH = -200 μA	1.0	-	Vcc	V
Vol	Output "L" voltage	Other than XOUT	IOL = 5 mA	-	-	2.0	V
			Ιοι = 200 μΑ	-	-	0.45	V
		XOUT	Ιοι = 200 μΑ	-	_	0.5	V
VT+-VT-	Hysteresis	INTO, INT1, INT3, KIO, KI1, KI2, KI3, TRAIO, TRBO, TRCIOB, TRCIOC, TRCIOD, TRDIOAO, TRDIOBO, TRDIOCO, TRCICA, TRDICCO, TRCICA, TRCICK, ADTRG, RXDO, RXD2, CLKO, CLK2, SSI, SCL2, SDA2, SSO	Vcc = 5.0 V	0.1	1.2	-	
		RESET	Vcc = 5.0 V	0.1	1.2	=	V
Iн	Input "H" current	•	VI = 5 V, Vcc = 5.0 V	-	-	1.0	μА
lı∟	Input "L" current		VI = 0 V, Vcc = 5.0 V	_	-	-1.0	μА
RPULLUP	Pull-up resistance		VI = 0 V, Vcc = 5.0 V	25	50	100	kΩ
RfXIN	Feedback resistance	XIN		-	0.3	-	МΩ
VRAM	RAM hold voltage		During stop mode	2.0	_	-	V

 <sup>4.2</sup> V ≤ Vcc ≤ 5.5 V and Topr = -40 to 85°C (J version) / -40 to 125°C (K version), f(XIN) = 20 MHz, unless otherwise specified.

Table 5.18 Electrical Characteristics (2) [3.3 V  $\leq$  Vcc  $\leq$  5.5 V] (Topr = -40 to 85°C (J version), unless otherwise specified.)

Symbol	Doromotor		Condition		Standard	t	Unit
Symbol	Parameter		Condition	Min.	Тур.	Max.	Unit
Icc	Power supply current (Vcc = 3.3 to 5.5 V)	High-speed clock mode (1)	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	7.0	15	mA
	Single-chip mode, output pins are open, other pins		XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	5.6	12.5	mA
	are Vss		XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	3.6	ı	mA
			XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	3.0		mA
			XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	2.2		mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	1.5		mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	7.0	15	mA
		(1)	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	3.0	_	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	=	90	180	μА
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	15	110	μА
		XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	5.0	100	μА	
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	2.0	5.0	μА
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	15.0	_	μА

<sup>1.</sup> The typical value (Typ.) indicates the current value when the CPU and the memory operate.

The maximum value (Max.) indicates the current when the CPU, the memory, and the peripheral functions operate and the flash memory is programmed/erased.

Table 5.19 Electrical Characteristics (3) [3.3 V  $\leq$  Vcc  $\leq$  5.5 V] (Topr = -40 to 125°C (K version), unless otherwise specified.)

Symbol	Parameter		Condition		Standard	t	MA MA
Symbol	Farameter		Condition	Min.	Тур.	Max.	Offic
Icc	Power supply current (Vcc = 3.3 to 5.5 V)	High-speed clock mode (1)	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	7.0	15	
	Single-chip mode, output pins are open, other pins		XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	5.6	12.5	mA
	are Vss		XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	3.6	=	
			XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	3.0	_	
			XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	2.2	_	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	1.5	_	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division	-	7.0	15	mA
		(1)	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	3.0	_	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	-	90	400	μА
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	15	330	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	5.0	320	μА
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	2.0	5.0	μА
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	60	_	μА

<sup>1.</sup> The typical value (Typ.) indicates the current value when the CPU and the memory operate.

The maximum value (Max.) indicates the current when the CPU, the memory, and the peripheral functions operate and the flash memory is programmed/erased.

# **Timing Requirements**

(Unless Otherwise Specified: VCC = 5 V, VSS = 0 V at Topr =  $-40^{\circ}$ C to 85°C (J version)/  $-40^{\circ}$ C to 125°C (K version))

Table 5.20 External Clock Input (XOUT)

Symbol	Parameter	Stan	Unit	
	Falamete			Max.
tc(XOUT)	XOUT input cycle time	50	=	ns
twh(xout)	XOUT input "H" width 24 -			
twl(xout)	XOUT input "L" width	24	-	ns




Figure 5.7 External Clock Input Timing Diagram when VCC = 5 V

Table 5.21 TRAIO Input

Symbol	Parameter		Standard		
Symbol			Max.	Unit	
tc(TRAIO)	TRAIO input cycle time	100	=	ns	
twh(traio)	TRAIO input "H" width	40	=	ns	
tWL(TRAIO)	TRAIO input "L" width	40	=	ns	




Figure 5.8 TRAIO Input Timing Diagram when Vcc = 5 V

Table 5.22 Serial Interface

Symbol	Parameter	Condition	Stan	Unit		
Symbol	Falameter	Condition	Min.	Max.	UIIIL	
tc(CK)	CLKi input cycle time		200	-	ns	
tw(ckh)	CLKi input "H" width		100	-	ns	
tW(CKL)	CLKi input "L" width		100	-	ns	
td(C-Q)	TXDi output delay time	When external clock selected	=	90	ns	
th(C-Q)	TXDi hold time		0	=	ns	
tsu(D-C)	RXDi input setup time		10	-	ns	
th(C-D)	RXDi input hold time		90	=	ns	
td(C-Q)	TXDi output delay time		=	10	ns	
tsu(D-C)	RXDi input setup time	When internal clock selected	90	=	ns	
th(C-D)	RXDi input hold time		90	=	ns	

i = 0, 2




Figure 5.9 Serial Interface Timing Diagram when Vcc = 5 V

Table 5.23 External Interrupt  $\overline{\text{INTi}}$  (i = 0 to 1, 3) Input, Key Input Interrupt  $\overline{\text{Kli}}$  (i = 0 to 3)

Symbol	Parameter		Standard		
Symbol			Max.	Unit	
tw(INH)	ĪNTi input "H" width, Kli input "H" width	250 (1)	-	ns	
tw(INL)	INTi input "L" width, Kli input "L" width				

- 1. When selecting the digital filter by the  $\overline{\text{INTi}}$  input filter select bit, use an  $\overline{\text{INTi}}$  input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency x 3) or the minimum value of standard, whichever is greater.




Figure 5.10 Input Timing Diagram for External Interrupt INTi and Key Input Interrupt Kli when Vcc = 5 V

Table 5.24 Electrical Characteristics (4) [2.7 V  $\leq$  Vcc < 4.2 V]

Cumbal	Parameter	Condition		Standard			
Symbol	Falanielei		Condition	Min.	Тур.	Max.	Unit
Vон	Output "H" voltage	Other than XOUT	IOH = −1 mA	Vcc - 0.5	-	Vcc	V
		XOUT	IOH = -200 μA	1.0	=	Vcc	V
Vol	Output "L" voltage	Other than XOUT	IoL = 1 mA	-	=	0.5	V
		XOUT	Ιοι = 200 μΑ	-	=	0.5	V
VT+-VT-	Hysteresis    INTO, INTI, INT3, KIO, KI1, KI2, KI3, TRAIO, TRBO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRDIOAO, TRDIOAO, TRDIOAO, TRDIOAO, TRDIOAO, TRDIOAO, TRDIOAO, TRDIOAI, TRDIOAI, TRDIOAI, TRDIOAI, TRDIOAI, TRCTRG, TRCCLK, TRDCLK, ADTRG, RXDO, RXD2, CLKO, CLK2, SSI, SCL2, SDA2, SSO		Vcc = 3.0 V	0.1	0.4	-	V
		RESET	Vcc = 3.0 V	0.1	0.5	_	V
Iн	Input "H" current		VI = 3 V, Vcc = 3.0 V	-	_	1.0	μΑ
lıL	Input "L" current		VI = 0 V, Vcc = 3.0 V	_	-	-1.0	μΑ
RPULLUP	Pull-up resistance	·	VI = 0 V, Vcc = 3.0 V	42	84	168	kΩ
RfXIN	Feedback resistance	XIN		-	0.3	_	ΜΩ
VRAM	RAM hold voltage		During stop mode	2.0	_	-	V

<sup>1. 2.7</sup> V ≤ Vcc < 4.2 V and Topr = −40 to 85°C (J version) / −40 to 125°C (K version), f(XIN) = 20 MHz, unless otherwise specified.

Table 5.25 Electrical Characteristics (5) [2.7 V  $\leq$  Vcc < 3.3 V] (Topr = -40 to 85°C (J version), unless otherwise specified.)

Symbol	Parameter	Condition		Standard			Unit
,				Min.	Тур.	Max.	
Icc	Power supply current (2.7 V ≤ Vcc < 3.3 V) Single-chip mode,	High-speed clock mode (1)	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	=	7.0	14.5	mA
	output pins are open, other pins are Vss		XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	1	5.6	12	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	3.6	=	mA
			XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	=	3.0	=	mA
			XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	=	2.2	=	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	ı	1.5	-	mA
		High-speed on-chip oscillator	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division	ı	7.0	14.5	mA
		mode <sup>(1)</sup>	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	l	3.0	1	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	1	85	180	μА
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	-	15	110	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	_	5.0	100	μА
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	2.0	5.0	μА
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	13.0	-	μА

The typical value (Typ.) indicates the current value when the CPU and the memory operate.
 The maximum value (Max.) indicates the current when the CPU, the memory, and the peripheral functions operate and the flash memory is programmed/erased.

Table 5.26 Electrical Characteristics (6) [2.7 V  $\leq$  Vcc < 3.3 V] (Topr = -40 to 125°C (K version), unless otherwise specified.)

Symbol	Parameter	Condition		Standard			Unit
,				Min.	Тур.	Max.	
Icc	Power supply current (2.7 V ≤ Vcc < 3.3 V) Single-chip mode,	High-speed clock mode (1)	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	=	7.0	14.5	mA
	output pins are open, other pins are Vss		XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	1	5.6	12	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	3.6	=	mA
			XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division		3.0	_	mA
			XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division		2.2	-	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	ı	1.5	-	mA
		High-speed on-chip oscillator	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division	ı	7.0	14.5	mA
		mode <sup>(1)</sup>	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	1	3.0	_	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	-	85	390	μА
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	=	15	320	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	_	5.0	310	μА
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	2.0	5.0	μА
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	55	-	μА

The typical value (Typ.) indicates the current value when the CPU and the memory operate.
 The maximum value (Max.) indicates the current when the CPU, the memory, and the peripheral functions operate and the flash memory is programmed/erased.

# **Timing Requirements**

(Unless Otherwise Specified: VCC = 3 V, VSS = 0 V at Topr =  $-40^{\circ}$ C to  $85^{\circ}$ C (J version)/  $-40^{\circ}$ C to  $125^{\circ}$ C (K version))

Table 5.27 External Clock Input (XOUT)

Symbol	Parameter	Stan	Linit	
Symbol		Min.	Max.	Unit
tc(XOUT)	XOUT input cycle time	50	=	ns
twh(xout)	XOUT input "H" width 24 -			
twl(xout)	XOUT input "L" width	24	_	ns




Figure 5.11 External Clock Input Timing Diagram when VCC = 3 V

Table 5.28 TRAIO Input

Symbol	Parameter		Standard		
Symbol			Max.	Unit	
tc(TRAIO)	TRAIO input cycle time	300	-	ns	
tWH(TRAIO)	TRAIO input "H" width	120	-	ns	
tWL(TRAIO)	TRAIO input "L" width	120	=	ns	




Figure 5.12 TRAIO Input Timing Diagram when Vcc = 3 V

Table 5.29 Serial Interface

Symbol	Parameter	Condition	Stan	Unit	
Symbol	Farameter	Condition	Min.	Max.	Offic
tc(CK)	CLKi input cycle time		300	=	ns
tW(CKH)	CLKi input "H" width		150	=	ns
tW(CKL)	CLKi Input "L" width		150	=	ns
td(C-Q)	TXDi output delay time	When external clock selected	=	120	ns
th(C-Q)	TXDi hold time		0	-	ns
tsu(D-C)	RXDi input setup time		30	-	ns
th(C-D)	RXDi input hold time		90	-	ns
td(C-Q)	TXDi output delay time		=	30	ns
tsu(D-C)	RXDi input setup time	When internal clock selected	120	=	ns
th(C-D)	RXDi input hold time		90	=	ns

i = 0, 2




Figure 5.13 Serial Interface Timing Diagram when Vcc = 3 V

Table 5.30 External Interrupt INTi (i = 0 to 1, 3) Input, Key Input Interrupt Kli (i = 0 to 3)

Symbol	Parameter		Standard		
Symbol			Max.	Unit	
tw(INH)	ĪNTi input "H" width, Kli input "H" width	380 (1)	-	ns	
tW(INL)	ĪNTi input "L" width, Kli input "L" width	380 (2)	-	ns	

- 1. When selecting the digital filter by the  $\overline{\text{INTi}}$  input filter select bit, use an  $\overline{\text{INTi}}$  input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.





Figure 5.14 Input Timing Diagram for External Interrupt INTi and Key Input Interrupt Kli when Vcc = 3 V

# **Package Dimensions**

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Electronics website.



REVISION HISTORY

# R8C/33G Group, R8C/33H Group Datasheet

Dov	Doto		Description
Rev.	Date	Page	Summary
0.10	Jul. 21, 2010	_	First Edition issued
1.00	Jul. 05, 2011	All pages	"Preliminary", "Under development" deleted
		3	Table 1.2 revised
		5	Table 1.4 revised
		6	Table 1.5 "(D): Under development" deleted, Figure 1.1 revised
		7	Table 1.6 "(D): Under development" deleted, Figure 1.2 revised
		8	Figure 1.3 revised
		11	Table 1.8 revised
		16	3.1 revised
		26 to 29	Table 4.9 to Table 4.12 revised
		30	Table 5.1 revised, Note 1 to Note 5 added
		32	Table 5.3 added, Figure 5.1 revised
		33	Table 5.4 revised, Note 4 added
		35	Table 5.7, Note 1, Note 2 revised, Note 8 added
		36	Table 5.8 revised, Note 8 added
		37	Table 5.9, Table 5.10 revised
		38	Table 5.11 revised
		39	Table 5.13, Table 5.14 revised
		40	Table 5.16 revised
		45	Table 5.18 revised, Note 1 added
		46	Table 5.19 added
		48	Table 5.22 revised
		49	Table 5.24 revised
		50	Table 5.25 revised
		51	Table 5.26 added
		53	Table 5.29 revised

All trademarks and registered trademarks are the property of their respective owners.

# General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

#### 1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

### 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.

In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

### 3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

 The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

### 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

— When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

# 5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.

#### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc
  - Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
  - Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical "Specific": implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics



#### SALES OFFICES

### Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information

enesas Electronics America Inc. 80 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. dl: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited Dukes Meadow, Millboard Road, Boume End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China
Tel: +86-10-2035-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 204, 205, AZIA Center, No. 1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China
Tel: +86-21-5877-1818, Fax: +86-21-5887-7589

Renesas Electronics Hong Kong Limited
Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2868-9318, Fax: +852-2886-9022/9044

Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei, Taiv Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd. 1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632 Tel: +65-6213-0200, Fax: +65-6278-8001

Renesas Electronics Malaysia Sdn.Bhd.
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd. 11F., Samik Lavied' or Bidg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea Tel: 482-2-558-3737, Fax: 482-2-558-5141