6-Channel Differential 1:2 Switch for PCIe 3.0 and DisplayPort 1.2

The NCN3612B is a 6–Channel differential SPDT switch designed to route PCI Express Gen3 and/or DisplayPort 1.2 signals. Due to the ultra–low ON–state capacitance (2.1 pF typ) and resistance (8 Ω typ), this switch is ideal for switching high frequency signals up to a signal bit rate (BR) of 8 Gbps. This switch pinout is designed to be used in BTX form factor desktop PCs and is available in a space–saving 5x11x0.75 mm WQFN56 package. The NCN3612B uses 80% less quiescent power than other comparable PCIe switches.

Features

- BTX Pinout
- V_{DD} Power Supply from 3 V to 3.6 V
- Low Supply Current: 250 µA typ
- 6 Differential Channels, 2:1 MUX/DEMUX
- Compatible with Display Port 1.2 & PCIe 3.0
- Data Rate: Supports 8 Gbps
- Low R_{ON} Resistance: 8 Ω typ
- Low C_{ON} Capacitance: 2.1 pF
- Space Saving, Small WQFN-56 Package
- This is a Pb–Free Device

Typical Applications

- Notebook Computers
- Desktop Computers
- Server/Storage Networks



ON Semiconductor®

http://onsemi.com



WL = Water Lot YY = Year WW = Work Week G = Pb-Free Package

ORDERING INFORMATION

Device	Package	Shipping [†]
NCN3612BMTTWG	WQFN56 (Pb-Free)	2000 / Tape & Reel

+ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.






Figure 1. Application Schematic






TRUTH TABLE (SEL Control)

Function	SEL
PCI Express Gen3 Path is Active (Tx, Rx)	L
Digital Video Port is Active (D, HPD, AUX)	Н

TRUTH TABLE (Latch Control)

LE	Internal Mux Select	
L	Respond to Changes on SEL	
Н	Latched	



(Top View)

PIN FUNCTION AND DESCRIPTION

Pin	Name	Description
6, 17, 22, 27, 34,50, 55	VDD	DC Supply, 3.3 V ±10%
1, 11, 16, 20, 21, 28, 29, 35, 48, 49, 56	GND	Power Ground.
Exposed Pad	_	The exposed pad on the backside of package is internally connected to Gnd. Externally the exposed pad should also be user-connected to GND.
2	SEL	SEL controls the mux through a flow-through latch. Do not float this pin. SEL = 0 for PCIE Mode; SEL = 1 for DP Mode
3	LE	LE controls the latch gate. Do not float this pin.
4	IN_0+	Differential input from GMCH PCIE outputs. IN_0+ makes a differential pair with IN_0
5	IN_0-	Differential input from GMCH PCIE outputs. IN_0- makes a differential pair with IN_0+.
7	IN_1+	Differential input from GMCH PCIE outputs. IN_1+ makes a differential pair with IN_1
8	IN_1-	Differential input from GMCH PCIE outputs. IN_1- makes a differential pair with IN_1+.
9	IN_2+	Differential input from GMCH PCIE outputs. IN_2+ makes a differential pair with IN_2
10	IN_2-	Differential input from GMCH PCIE outputs. IN_2- makes a differential pair with IN_2+.
12	IN_3+	Differential input from GMCH PCIE outputs. IN_3+ makes a differential pair with IN_3
13	IN_3-	Differential input from GMCH PCIE outputs. IN_3- makes a differential pair with IN_3+.
14	OUT+	Pass-through output from AUX+ input when SEL = 1. Pass-through output from Rx0+ input when SEL = 0.
15	OUT-	Pass-through output from AUX- input when SEL = 1. Pass-through output from Rx0- input when SEL = 0.
18	X+	X+ is an analog pass-through output corresponding to Rx1+.
19	X-	X- is an analog pass-through output corresponding to the Rx1- input. The path from Rx1- to X- must be matched with the path from Rx1+ to X+. X+ and X- form a differential pair when the pass-through mux mode is selected.
23	Rx1-	Differential input from PCIE connector or device. $Rx1-$ makes a differential pair with $Rx1+$. $Rx1-$ is passed through to the X- pin on the path that matches the $Rx1+$ to X+ pin.
24	Rx1+	Differential input from PCIE connector or device. $Rx1$ + makes a differential pair with $Rx1$ $Rx1$ + is passed through to the X+ pin when SEL = 0.
25	Rx0-	Differential input from PCIE connector or device. Rx0– makes a differential pair with Rx0+. Rx0– is passed through to the OUT– pin when SEL = 0.
26	Rx0+	Differential input from PCIE connector or device. Rx0+ makes a differential pair with Rx0 Rx0+ is passed through to the OUT+ pin when SEL = 0.
30	HPD2	Negative low frequency HPD input handshake protocol signal (normally not connected).
31	HPD1	Positive low frequency HPD input handshake protocol signal.
32	AUX-	Differential input from HDMI/DP connector. AUX– makes a differential pair with AUX+. AUX– is passed through to the OUT– pin when SEL = 1.
33	AUX+	Differential input from HDMI/DP connector. AUX+ makes a differential pair with AUX AUX+ is passed through to the OUT+ pin when SEL = 1.
37, 36	Tx3+, Tx3-	Analog pass-through output#2 corresponding to IN_3+ and IN_3- when SEL = 0.
39, 38	Tx2+, Tx2-	Analog pass-through output#2 corresponding to IN_2+ and IN_2- when SEL = 0.
41, 40	Tx1+, Tx1-	Analog pass-through output#2 corresponding to IN_1+ and IN_1- when SEL = 0.
43, 42	Tx0+, Tx0-	Analog pass-through output#2 corresponding to IN_0+ and IN_0- when SEL = 0.
45, 44	D3+, D3–	Analog pass-through output#1 corresponding to IN_3+ and IN_3-, when SEL = 1.
47, 46	D2+, D2–	Analog pass-through output#1 corresponding to IN_2+ and IN_2-, when SEL = 1.
52, 51	D1+, D1–	Analog pass-through output#1 corresponding to IN_1+ and IN_1-, when SEL = 1.
54, 53	D0+, D0-	Analog pass-through output#1 corresponding to IN_0+ and IN_0-, when SEL = 1.

MAXIMUM RATINGS

Parameter	Symbol	Rating	Unit
Power Supply Voltage	V _{DD}	-0.5 to 5.3	V _{DC}
Input/Output Voltage Range of the Switch (Tx, Rx, D, HPD, AUX, IN_, OUT, X)	V _{IS}	–0.5 to V _{DD} + 0.3	V _{DC}
Selection Pin Voltages (SEL and LE)	V _{IN}	–0.5 to V _{DD} + 0.3	V _{DC}
Continuous Current Through One Switch Channel	I _{IS}	±120	mA
Maximum Junction Temperature (Note 1)	ТJ	150	°C
Operating Ambient Temperature	T _A	-40 to +85	°C
Storage Temperature Range	T _{stg}	-65 to +150	°C
Thermal Resistance, Junction-to-Air (Note 2)	$R_{ heta JA}$	37	°C/W
Latch-up Current (Note 3)	ILU	±100	mA
Human Body Model (HBM) ESD Rating (Note 4)	ESD HBM	7000	V
Machine Model (MM) ESD Rating (Note 4)	ESD MM	400	V
Moisture Sensitivity (Note 5)	MSL	Level 1	-

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

 Power dissipation must be considered to ensure maximum junction temperature (T_J) is not exceeded.
 This parameter is based on EIA/JEDEC 51–7 with a 4–layer PCB, 80 mm x 80 mm, two 1oz Cu material internal planes and top planes of 2oz Cu material.

Latch up Current Maximum Rating: ±100 mA per JEDEC standard: JESD78.
 This device series contains ESD protection and passes the following tests:

- Human Body Model (HBM) ±7.0 kV per JEDEC standard: JESD22-A114 for all pins. Machine Model (MM) ±400 V per JEDEC standard: JESD22-A115 for all pins.
 Moisture Sensitivity Level (MSL): 1 per IPC/JEDEC standard: J-STD-020A.

ELECTRICAL CHARACTERISTICS (V_{DD} = +3.3V ±10%, T_A = -40°C to +85°C, unless otherwise noted. All Typical values are at V_{DD} = +3.3 V, T_A = +25°C, unless otherwise noted.)

Symbol	Characteristics	Conditions	Min	Тур	Max	Unit
POWER S	UPPLY	•				
V _{DD}	Supply Voltage Range		3.0	3.3	3.6	V
I _{DD}	Power Supply Current	V_{DD} = 3.6 V, V_{IN} = GND or V_{DD}		250	350	μA
DATA SW	TCH PERFORMANCE (for both PC	Cle and DisplayPort applications, unless otherwise	noted)	•		
V _{IS}	Data Input/Output Voltage Range		0		1.2	V
R _{ON}	On Resistance (Tx, Rx)	V_{DD} = 3 V, V_{IS} = 0 V to 1.2 V, I_{IS} = 15 mA		8.0	13	Ω
R _{ON}	On Resistance (D, HPD, AUX)	$V_{DD} = 3 \text{ V}, \text{ V}_{IS} = 0 \text{ V} \text{ to } 1.2 \text{ V}, \text{ I}_{IS} = 15 \text{ mA}$		9.0	13	Ω
R _{ON(flat)}	On Resistance Flatness	V_{DD} = 3 V, V_{IS} = 0 V to 1.2 V, I_{IS} = 15 mA (Note 6)		0.1	1.24	Ω
ΔR_{ON}	On Resistance Matching (Tx, Rx)	V_{DD} = 3 V, V_{IS} = 0 V, I_{IS} = 15 mA		0.35		Ω
ΔR_{ON}	On Resistance Matching (D, HPD, AUX)	V_{DD} = 3 V, V_{IS} = 0 V, I_{IS} = 15 mA		0.35		Ω
C _{ON}	On Capacitance	f = 1 MHz, Switch On, Open Output		2.1		pF
C _{OFF}	Off Capacitance	f = 1 MHz, Switch Off		1.6		pF
I _{ON}	On Leakage Current (IN_/ X/OUT)	V_{DD} = 3.6 V, V_{IN} = Vx = V_{OUT} = 0 V, 1.2 V; Switch On to D/HPD/AUX or Tx/Rx; outputs unconnected	-1		+1	μΑ
I _{OFF}	Off Leakage Current (D/Tx/HPD/Rx/AUX)	$ \begin{array}{l} V_{DD} = 3.6 \; V, V_{IN} \; = V_X \; = V_{OUT} \; = 0 \; V, \; 1.2 \; V; \\ \text{Switch Off; } V_D = V_{HPD} = V_{AUX} \; or \; V_D = V_{HPD} = \\ V_{AUX} \; set \; to \; 1.2 \; V, \; 0 \; V \end{array} $	-1		+1	μΑ
CONTROL	LOGIC CHARACTERISTICS (SE	L and LE pins)				
VIL	Off voltage input		0		0.8	V
VIH	High voltage input		2		V _{DD}	V
I _{IN}	Off voltage input	V _{IN} = 0 V or V _{DD}	-1		+1	μA
CIN	High voltage input	f = 1 MHz		1		pF
DYNAMIC	CHARACTERISTICS	·	•			
BR	Signal Data Rate			8		Gbps
D _{IL}	Differential Insertion Loss	f = 100 MHz		-0.7		dB
		f = 2.7 GHz		-1.3		
		f = 4 GHz		-2		
D _{ISO}	Differential Off Isolation	f = 100 MHz		-54		dB
		f = 2.7 GHz		-23		1
		f = 4 GHz		-18		1
D _{CTK}	Differential Crosstalk	f = 100 MHz		-50		dB
		f = 2.7 GHz		-32		1
		f = 4 GHz		-30		1
D _{RL}	Differential Return Loss	f = 100 MHz		-20		dB
		f = 3.7 GHz		-10		1
		f = 4 GHz		-5		1

6. Guaranteed by characterization and/or design.

SWITCHING CHARACTERISTICS (V_DD = +3.3 V, T_A = 25 $^{\circ}\text{C}$, unless otherwise specified)

Symbol	Characteristics	Conditions	Min	Тур	Max	Unit
t _{b-b}	Bit-to-bit skew	Within the same differential pair		7		ps
t _{ch-ch}	Channel-to-channel skew	Maximum skew between all channels		55		ps

SELECTION PINS SWITCHING CHARACTERISTICS (V_{DD} = +3.3 V, T_A = 25° C, unless otherwise specified)

Symbol	Characteristics	Conditions	Min	Тур	Max	Unit
T _{SELON}	SEL to Switch turn ON time	V_{IS} = 1 V, R_{L} = 50 Ω , V_{LE} = V_{DD} , C_{L} = 100 pF		9.5		ns
T _{SELOFF}	SEL to Switch turn OFF time	V_{IS} = 1 V, R_L = 50 Ω , V_{LE} = V_{DD} , C_L = 100pF		5		ns
T _{SET}	LE setup time SEL to LE	V_{IS} = 1 V, R_{L} = 50 Ω , V_{LE} = V_{DD} , C_{L} = 100 pF		1		ns
T _{HOLD}	LE hold time LE to SEL	V_{IS} = 1 V, R_{L} = 50 Ω , V_{LE} = V_{DD} , C_{L} = 100 pF		1		ns

TYPICAL OPERATING CHARACTERISTICS




Figure 4. Reference DisplayPort 1.2 Eye Diagram without Switch at 5.4 Gbps, 340 mV_{pp} Differential Swing




Figure 6. Reference PCIe 3.0 Eye Diagram without Switch at 8 Gbps, 800 mV_{pp} Differential Swing




Figure 5. DisplayPort 1.2 Eye Diagram through NCN3612B at 5.4 Gbps, 340 mV_{pp} Differential Swing







Figure 7. PCIe 3.0 Eye Diagram through NCN3612B at 8 Gbps, 800 mV_{pp} Differential Swing






V_{IS} (V) Figure 12. R_{ON} vs. V_{IS}

PARAMETER MEASUREMENT INFORMATION











Figure 15. Differential Crosstalk (S_{DD21})












Figure 16. Bit-to-Bit and Channel-to-Channel Skew





Figure 17. t_{ON} and t_{OFF}



Figure 18. Off State Leakage

Figure 19. On State Leakage

PACKAGE DIMENSIONS



ON Semiconductor and IIIII are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death agsociated with such unintended or unauthorized use payers and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death agsociated with such unintended or unauthorized use ports and sensonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death agsociated with such unintended or unauthorized use ports and sensonable attorney fees arising in out of, the payt. SCILLC is an Equal Opportunit//Affirma

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative