

4th Generation USB 2.0 Flash Media Controller with Integrated Card Power FETs

Highlights

- Complete System Solution for interfacing Smart-Media[™] (SM) or xD Picture Card[™] (xD)¹, Memory Stick[®] (MS), High Speed Memory Stick (HSMS), Memory Stick PRO (MSPRO), MS Duo[™], Secure Digital (SD), Mini-Secure Digital (Mini-SD), Trans-Flash (SD), MultiMediaCard[™] (MMC), Reduced Size MultiMediaCard (RS-MMC), NAND Flash, Compact Flash[®] (CF) and CF Ultra[™] I & II, and CF form-factor ATA hard drives to USB 2.0 bus
 - Supports USB Bulk Only Mass Storage Compliant Bootable BIOS
- Support for simultaneous operation of all above devices. (only one at a time of each of the following groups supported: CF or ATA drive, SM or XD or NAND, SD or MMC)
- On-Chip 4-Bit High Speed Memory Stick and MS PRO Hardware Circuitry
- On-Chip firmware reads and writes High Speed Memory Stick and MS PRO
- 1-bit ECC correction performed in hardware for maximum efficiency
- Hardware support for SD Security Command Extensions
- On-chip power FETs for supplying flash media card power with minimum board components
- · USB Bus Power Certified
- 3.3 Volt I/O with 5V input tolerance on VBUS/ GPIO3
- Complete USB Specification 2.0 Compatibility for Bus Powered Operation
 - Includes USB 2.0 Transceiver
 - A Bi-directional Control and a Bi-directional Bulk Endpoint are provided.
- 8051 8 bit microprocessor
 - Provides low speed control functions
 - 30 Mhz execution speed at 4 cycles per instruction average
 - 12K Bytes of internal SRAM for general purpose scratchpad
 - 768 Bytes of internal SRAM for general purpose scratchpad or program execution while re-flashing external ROM

- · Double Buffered Bulk Endpoint
 - Bi-directional 512 Byte Buffer for Bulk Endpoint
 - 64 Byte RX Control Endpoint Buffer
 - 64 Byte TX Control Endpoint Buffer
- Internal or External Program Memory Interface
 - 64K Byte Internal Code Space or Optional 64K Byte External Code Space using Flash, SRAM or EPROM memory.
- On Board 24Mhz Crystal Driver Circuit
- Can be clocked by 48MHz external source
- On-Chip 1.8V Regulator for Low Power Core Operation
- Internal PLL for 480Mhz USB 2.0 Sampling, Configurable MCU clock
- Supports firmware upgrade via USB bus if "boot block" Flash program memory is used
- 15 GPIOs for special function use: LED indicators, button inputs, power control to memory devices, etc.
 - Inputs capable of generating interrupts with either edge sensitivity
 - Attribute bit controlled features:
 - Activity LED polarity/operation/blink rate
 - Full or Partial Card compliance checking
 - Bus or Self Powered
 - LUN configuration and assignment
 - Write Protect Polarity
 - SmartDetach Detach from USB when no Card Inserted for Notebook apps
 - Cover Switch operation for xD compliance
 - Inquiry Command operation
 - SD Write Protect operation
 - Older CF card support
 - Force USB 1.1 reporting
 - Internal or External Power FET operation
- Compatible with Microsoft WinXP, WinME, Win2K SP3, Apple OS10, Softconnex, and Linux Multi-LUN Mass Storage Class Drivers
- Win2K, Win98/98SE and Apple OS8.6 and OS9 Multi-LUN Mass Storage Class Drivers available from Microchip
- 128-Pin VTQFP RoHS Compliant Package (14mm x 14mm footprint, 1.0mm height)

1.xD Picture Card not applicable to USB2227

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include -literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

Table of Contents

| 1.0 General Description | 4 |
|---|------|
| 2.0 Pin Configuration | 5 |
| 3.0 Block Diagram | 6 |
| 4.0 Pin Descriptions | |
| 5.0 DC Parameters | |
| 5.0 Package Information | |
| 7.0 GPIO Usage | |
| Appendix A: Data Sheet Revision History | |
| The Microchip Web Site | . 22 |
| Customer Change Notification Service | |
| Customer Support | |
| Product Identification System | |

1.0 GENERAL DESCRIPTION

The USB2227/USB2228 is a USB 2.0 Bulk Only Mass Storage Class Peripheral Controller intended for supporting CompactFlash (CF and CF Ultra I/II) in True IDE Mode only, SmartMedia (SM) and XD cards, Memory Stick (MS), Memory Stick DUO (MSDUO) and Memory Stick Pro (MSPRO), Secure Digital (SD), and MultiMediaCard (MMC) flash memory devices. It provides a single chip solution for the most popular flash memory cards in the market.

The device consists of a USB 2.0 PHY and SIE, buffers, Fast 8051 microprocessor with expanded scratchpad, and program SRAM, and CF, MS, SM and SD controllers. The SD controller supports both SD and MMC devices. SM controller supports both SM and xD cards.

Provisions for external Flash Memory up to 64K bytes for program storage is provided.

12K bytes of scratchpad SRAM and 768 Bytes of program SRAM are also provided.

Fifteen GPIO pins are provided for indicators, external serial EEPROM for OEM id and system configuration information, and other special functions.

Internal power FETs are provided to directly supply power to the xD/SM, MMC/SD and MS/MSPro cards.

The internal ROM program is capable of implementing any combination of single or multi-LUN CF/SD/MMC/SM/MS reader functions with individual card power control and activity indication. Microchip also provides licenses** for Win98 and Win2K drivers and setup utilities. Note: Please check with Microchip for precise features and capabilities for the current ROM code release.

1.1 Acronyms

SM: SmartMedia

SMC: SmartMedia Controller

FM: Flash Media

FMC: Flash Media Controller

CF: Compact Flash

CFC: CompactFlash Controller

SD: Secure Digital

SDC: Secure Digital Controller


MMC: MultiMediaCardMS: Memory Stick

MSC: Memory Stick Controller
TPC: Transport Protocol Code.
ECC: Error Checking and Correct

ECC: Error Checking and Correcting
CRC: Cyclic Redundancy Checking

2.0 PIN CONFIGURATION


FIGURE 2-1: USB2227/USB2228 128-PIN VTQFP



DS00002256A-page 6

3.0 BLOCK DIAGRAM

FIGURE 3-1: USB2227/USB2228 BLOCK DIAGRAM



4.0 PIN DESCRIPTIONS

This section provides a detailed description of each signal. The signals are arranged in functional groups according to their associated interface.

The "n" symbol in the signal name indicates that the active, or asserted state occurs when the signal is at a low voltage level. When "n" is not present before the signal name, the signal is asserted when at the high voltage level.

The terms assertion and negation are used exclusively. This is done to avoid confusion when working with a mixture of "active low" and "active high" signal. The term assert, or assertion indicates that a signal is active, independent of whether that level is represented by a high or low voltage. The term negate, or negation indicates that a signal is inactive.

4.1 PIN Descriptions

| Symbol | 128-Pin VTQFP | Buffer Type | Description | | | |
|------------|------------------|-------------|---|--|--|--|
| | | CompactFlas | h (In True IDE Mode) Interface | | | |
| CF_nCS1 | 61 | O8PU | CF Chip Select 1: | | | |
| | | | This pin is the active low chip select 1 signal for the CF ATA device. | | | |
| CF_nCS0 | 60 | O8PU | CF Chip Select 0: | | | |
| | | | This pin is the active low chip select 0 signal for the task file registers of CF ATA device in the True IDE mode. | | | |
| CF_SA2 | 64 | O8 | CF Register Address 2: | | | |
| | | | This pin is the register select address bit 2 for the CF ATA device. | | | |
| CF_SA1 | 63 | 08 | CF Register Address 1: | | | |
| | | | This pin is the register select address bit 1 for the CF ATA device. | | | |
| CF_SA0 | 62 | 08 | CF Register Address 0: | | | |
| | | | This pin is the register select address bit 0 for the CF ATA device. | | | |
| CF_IRQ | 55 | IPD | CF Interrupt: | | | |
| | | | This is the active high interrupt request signal from the CF device. | | | |
| CF_D[15:8] | 52 51 | I/O8PD | CF Data 15-8: | | | |
| | 50 48 | | The bi-directional data signals CF_D15-CF_D8 in True IDE mode data transfer. | | | |
| | 46 45 41 | | In the True IDE Mode, all of task file register operation occur on the CF_D[7:0], while the data transfer is on CF_D[15:0]. | | | |
| | 40 | | The bi-directional data signal has an internal weak pull-down resistor. | | | |
| CF_D[7:0] | 39 | I/O8PD | CF Data 7-0: | | | |
| | 38 37 | | The bi-directional data signals CF_D7-CF_D0 in the True IDE | | | |
| | 36 35 | | mode data transfer. In the True IDE Mode, all of task file register operation occur on | | | |
| | 34 | | the CF_D[7:0], while the data transfer is on CF_D[15:0]. | | | |
| | 33 32 | | The bi-directional data signal has an internal weak pull-down resistor. | | | |
| CF_IORDY | 56 | IPU | IO Ready: | | | |
| | | | This pin is active high input signal. | | | |
| | | | This pin has an internally controlled weak pull-up resistor. | | | |

| Symbol | 128-Pin VTQFP | Buffer Type | Description | | | |
|-----------|----------------------|-------------|--|--|--|--|
| CF_nCD2 | 54 | IPU | CF Card Detection2: | | | |
| | | | This card detection pin is connected to the ground on the CF device, when the CF device is inserted. | | | |
| | | | This pin has an internally controlled weak pull-up resistor. | | | |
| CF_nCD1 | 53 | IPU | CF Card Detection1: | | | |
| | | | This card detection pin is connected to ground on the CF device, when the CF device is inserted. | | | |
| | | | This pin has an internally controlled weak pull-up resistor. | | | |
| CF_nRESET | 59 | 08 | CF Hardware Reset: | | | |
| | | | This pin is an active low hardware reset signal to CF device. | | | |
| CF_nIOR | 57 | 08 | CF IO Read: | | | |
| | | | This pin is an active low read strobe signal for CF device. | | | |
| CF_nIOW | 58 | O8 | CF IO Write Strobe: | | | |
| | | | This pin is an active low write strobe signal for CF device. | | | |
| | | Sr | nartMedia Interface | | | |
| SM_nWP | 74 | O8PD | SM Write Protect: | | | |
| | | | This pin is an active low write protect signal for the SM device. | | | |
| | | | This pin has a weak pull-down resistor that is permanently enabled. | | | |
| SM_ALE | 73 | O8PD | SM Address Strobe: | | | |
| | | | This pin is an active high Address Latch Enable signal for the SM device. | | | |
| | | | This pin has a weak pull-down resistor that is permanently enabled. | | | |
| SM_CLE | 75 | O8PD | SM Command Strobe: | | | |
| | | | This pin is an active high Command Latch Enable signal for the SM device. | | | |
| | | | This pin has a weak pull-down resistor that is permanently enabled. | | | |
| SM_D[7:0] | 72 71 | I/O8PD | SM Data 7-0: | | | |
| | 70 | | These pins are the bi-directional data signal SM_D7-SM_D0. | | | |
| | 69 68 67 66 | | The bi-directional data signal has an internal weak pull-down resistor. | | | |
| SM PDE | 65 | 08PU | SM Read Enable: | | | |
| SM_nRE | 81 | UOFU | | | | |
| | | | This pin is an active low read strobe signal for SM device. | | | |
| | | | When using the internal FET, this pin has an internal weak pull- up resistor that is tied to the output of the internal Power FET. | | | |
| | | 08 | If an external FET is used (Internal FET is disabled), then the internal pull-up is not available (external pull-ups must be used, and should be connected to the applicable Card Power Supply). | | | |

| Symbol | 128-Pin VTQFP | Buffer Type | Description | | | |
|--------------|------------------|-------------|--|--|--|--|
| SM_nWE | 82 | O8PU | SM Write Enable: | | | |
| | | | This pin is an active low write strobe signal for SM device. | | | |
| | | | When using the internal FET, this pin has an internal weak pull-up resistor that is tied to the output of the internal Power FET. | | | |
| | | 08 | If an external FET is used (Internal FET is disabled), then the internal pull-up is not available (external pull-ups must be used, and should be connected to the applicable Card Power Supply). | | | |
| SM_nWPS | 76 | IPU | SM Write Protect Switch: | | | |
| | | | A write-protect seal is detected, when this pin is low. | | | |
| | | | This pin has an internally controlled weak pull-up resistor. | | | |
| SM_nB/R | 77 | I | SM Busy or Data Ready: | | | |
| | | | This pin is connected to the BSY/RDY pin of the SM device. | | | |
| | | | An external pull-up resistor is required on this signal. The pull-up resistor must be pulled up to the same power source that powers the SM/NAND flash device. | | | |
| SM_nCE | 83 | O8PU | SM Chip Enable: | | | |
| | | | This pin is the active low chip enable signal to the SM device. | | | |
| | | | When using the internal FET, this pin has an internal weak pull-up resistor that is tied to the output of the internal Power FET. | | | |
| | | 08 | If an external FET is used (Internal FET is disabled), then the internal pull-up is not available (external pull-ups must be used, and should be connected to the applicable Card Power Supply). | | | |
| SM_nCD | 78 | IPU | SM Card Detection: | | | |
| | | | This is the card detection signal from SM device to indicate if the device is inserted. | | | |
| | | | This pin has an internally controlled weak pull-up resistor. | | | |
| | | Ме | mory Stick Interface | | | |
| MS_BS | 24 | O8 | MS Bus State: | | | |
| | | | This pin is connected to the BS pin of the MS device. | | | |
| | | | It is used to control the Bus States 0, 1, 2 and 3 (BS0, BS1, BS2 and BS3) of the MS device. | | | |
| MS_SDIO/MS_D | 19 | I/O8PD | MS System Data In/Out: | | | |
| 0 | | | This pin is a bi-directional data signal for the MS device. | | | |
| | | | Most significant bit (MSB) of each byte is transmitted first by either MSC or MS device. | | | |
| | | | The bi-directional data signal has an internal weak pull-down resistor. | | | |
| MS_D1 | 20 | I/O8PD | MS System Data In/Out: | | | |
| | | | This pin is a bi-directional data signal for the MS device. | | | |
| | | | This pin has internally controlled weak pull-up and pull-down resistors for various operational modes. | | | |

| Symbol | 128-Pin VTQFP | Buffer Type | Description | | | |
|----------------|------------------|-------------|---|--|--|--|
| MS_D[3:2] | 22 | I/O8PD | MS System Data In/Out: | | | |
| | 21 | | This pin is a bi-directional data signal for the MS device. | | | |
| | | | The bi-directional data signal has an internal weak pull-down resistor. | | | |
| MS_INS | 18 | IPU | MS Card Insertion: | | | |
| | | | This pin is the card detection signal from the MS device to indicate, if the device is inserted. | | | |
| | | | This pin has an internally controlled weak pull-up resistor. | | | |
| MS_SCLK | 23 | 08 | MS System CLK: | | | |
| | | | This pin is an output clock signal to the MS device. | | | |
| | | | The clock frequency is software configurable. | | | |
| | T | ı | SD Interface | | | |
| SD_DAT[3:0] | 29 28 | I/O8PU | SD Data 3-0: | | | |
| | 27 | | These are bi-directional data signals. | | | |
| | 26 | | These pins have internally controlled weak pull-up resistors. | | | |
| SD_CLK | 31 | 08 | SD Clock: | | | |
| | | | This is an output clock signal to SD/MMC device. | | | |
| | | | The clock frequency is software configurable. | | | |
| SD_CMD | 30 | I/O8PU | SD Command: | | | |
| | | | This is a bi-directional signal that connects to the CMD signal of SD/MMC device. | | | |
| | | | This pin has an internally controlled weak pull-up resistor. | | | |
| SD_nWP | 25 | IPD | SD Write Protected: | | | |
| | | | This pin is an input signal with an internal weak pull-down. | | | |
| | | | This pin has an internally controlled weak pull-down resistor. | | | |
| | | | USB Interface | | | |
| USBDM USBDP | 87 | IO-U | USB Bus Data: | | | |
| USBDP | 88 | | These pins connect to the USB bus data signals. | | | |
| RBIAS | 98 | I | USB Transceiver Bias: | | | |
| | | | A 12.0k Ω , \pm 1.0% resistor is attached from VSSA to this pin, in order to set the transceiver's internal bias currents. | | | |
| ATEST | 99 | AIO | Analog Test: | | | |
| | | | This signal is used for testing the analog section of the chip and should be connected to VDDA33 for normal operation. | | | |
| VDD18PLL | 101 | | 1.8v Power for the PLL | | | |
| VSSPLL | 104 | | PLL Ground Reference: | | | |
| | | | Ground Reference for 1.8v PLL power | | | |
| VDDA33 | 89 | | 3.3v Analog Power | | | |
| VSSA | 86 | | Analog Ground Reference: | | | |
| | | | Analog Ground Reference for 3.3v Analog Power. | | | |

| Symbol | 128-Pin VTQFP | Buffer Type | Description | | | |
|--------------------|--|-------------|--|--|--|--|
| XTAL1/ | 102 | ICLKx | Crystal Input/External Clock Input: | | | |
| CLKIN | | | 24Mhz Crystal or external clock input. This pin can be connected to one terminal of the crystal or can be connected to an external 24Mhz clock when a crystal is not used. Note: The MA[2:0] pins will be sampled while nRESET is asserted, and the value will be latched upon nRESET | | | |
| | | | negation. This will determine the clock source and value. | | | |
| XTAL2 | 103 | OCLKx | Crystal Output: | | | |
| | | | 24Mhz Crystal This is the other terminal of the crystal, or left open when an external clock source is used to drive XTAL1/CLKIN. It may not be used to drive any external circuitry other than the crystal circuit. | | | |
| | | Me | emory I/O Interface | | | |
| MD[7:0] | 12 11 | I/O8PU | Memory Data Bus: | | | |
| | 10 9 8 | | When ROMEN bit of GPIO_IN1 register = 0, these signals are used to transfer data between the internal CPU and the external program memory. | | | |
| | 7 6 5 | | These pins have internally controlled weak pull-up resistors. | | | |
| MA[15:3] | 4 | O8 | Memory Address Bus: | | | |
| | 2 1 128 127 126 125 124 123 122 121 120 119 | | These signals address memory locations within the external memory. | | | |
| MA2/ SEL_CLKDRV | 118 | I/O8PD | Memory Address Bus: | | | |
| | | | MA2 Addresses memory locations within the external memory. SEL_CLKDRV. During nRESET assertion, this pins will select the operating clock mode (crystal or externally driven clock source), and a weak pull-down resistor is enabled. When nRESET is negated, the value will be internally latched and this pin will revert to MA2 functionality, the internal pull-down will be disabled. '0' = Crystal operation (24MHz only) '1' = Externally driven clock source (24MHz or 48MHz) Note: If the latched value is '1', then the MA2 pin is tri-stated when the following conditions are true: 1. IDLE bit (PCON.0) is 1. 2. INT2 is negated 3. SLEEP bit of CLOCK_SEL is 1. If the latched value is '0', then the MA2 pin will function identically to the MA[15:3] pins at all times (other than during nRESET | | | |

| Symbol | 128-Pin VTQFP | Buffer Type | Description | | | |
|----------------|------------------|-------------|--|--|--|--|
| MA[1:0]/CLK_SE | 117 | I/O8PD | Memory Address Bus: | | | |
| L[1:0] | 116 | | MA[1:0], These signals address memory locations within the external memory. | | | |
| | | | SEL[1:0]. During nRESET assertion, these pins will select the operating frequency of the external clock, and the corresponding weak pull-down resistors are enabled. When nRESET is negated, the value on these pins will be internal latched and these pins will revert to MA[1:0] functionality, the internal pull-downs will be disabled. | | | |
| | | | SEL[1:0] = '00'. 24MHz SEL[1:0] = '01'. RESERVED SEL[1:0] = '10'. RESERVED SEL[1:0] = '11'. 48MHz | | | |
| | | | Note: If the latched value is '1', then the corresponding MA pin is tri-stated when the following conditions are true: | | | |
| | | | 1. IDLE bit (PCON.0) is 1. | | | |
| | | | 2. INT2 is negated | | | |
| | | | 3. SLEEP bit of CLOCK_SEL is 1. | | | |
| | | | If the latched value is '0', then the corresponding MA pin will function identically to the MA[15:3] pins at all times (other than during nRESET assertion). | | | |
| nMWR | 14 | O8 | Memory Write Strobe: | | | |
| | | | Program Memory Write; active low | | | |
| nMRD | 13 | O8 | Memory Read Strobe: | | | |
| | | | Program Memory Read; active low | | | |
| nMCE | 17 | O8 | Memory Chip Enable: | | | |
| | | | Program Memory Chip Enable; active low. | | | |
| | | | This signal is asserted, when any of the following conditions are no longer met: 1. IDLE bit (PCON.0) is 1. | | | |
| | | | 2. INT2 is negated | | | |
| | | | 3. SLEEP bit of CLOCK_SEL is 1. | | | |
| | | | Note: This signal is held to a logic 'high' while nRESET is asserted. | | | |
| | | | MISC | | | |
| GPIO1 | 114 | I/O8 | General Purpose I/O: | | | |
| | | | This pin may be used either as input, edge sensitive interrupt input, or output. | | | |
| GPIO2 | 113 | I/O8 | General Purpose I/O: | | | |
| | | | This pin may be used either as input, edge sensitive interrupt input, or output. | | | |
| GPIO3 | 94 | I/O8 | General Purpose I/O: | | | |
| | | | This pin may be used either as input, edge sensitive interrupt input, or output. | | | |
| GPIO4 | 111 | I/O8 | General Purpose I/O: | | | |
| | | | This pin may be used either as input, edge sensitive interrupt input, or output. | | | |

| Symbol | 128-Pin VTQFP | Buffer Type | Description | | | |
|-------------|------------------|-------------|---|--|--|--|
| GPIO5 | 110 | I/O8 | General Purpose I/O: | | | |
| | | | This pin may be used either as input, edge sensitive interrupt input, or output. | | | |
| GPIO6/ | 109 | IPU | GPIO6, ROMEN: | | | |
| ROMEN | | | This pin has an internal weak pull-up resistor that is enabled or disabled by the state of nRESET. The pull-up is enabled when nRESET is active. The pull-up is disabled, when the nRESET is inactive (some clock cycles later, after the rising edge of nRESET). | | | |
| | | | The state of this pin is latched internally on the rising edge of nRESET to determine if internal or external program memory is used. | | | |
| | | | The state latched is stored in ROMEN bit of GPIO_IN1 register. | | | |
| | | I/O8 | After the rising edge of nRESET, this pin may be used as GPIO6 or RXD. | | | |
| | | | When pulled low via an external weak pull-down resistor, an external program memory should be connected to the memory data bus. The USB2227/USB2228 uses this external bus for program execution. | | | |
| | | | When this pin is left unconnected or pulled high by a weak pull-up resistor, the USB2227/USB2228 uses the internal ROM for program execution. | | | |
| GPIO7 | 107 | I/O8 | General Purpose I/O: | | | |
| | | | This pin may be used either as input, edge sensitive interrupt input, or output. | | | |
| GPIO8/ | = = = : | | General Purpose I/O or Card Power: | | | |
| CRD_PWR0 | | | GPIO: This pin may be used either as input, edge sensitive interrupt input, or output. | | | |
| | | | CRD_PWR: Card Power drive of 3.3V @ 100mA. | | | |
| GPIO9 | 105 | I/O8 | General Purpose I/O: | | | |
| | | | This pin may be used either as input, edge sensitive interrupt input, or output. | | | |
| GPIO10/ | 79 | I/O8 | General Purpose I/O or Card Power: | | | |
| CRD_PWR1 | | | GPIO: These pins may be used either as input, edge sensitive interrupt input, or output. | | | |
| | | | CRD_PWR: Card Power drive of 3.3V @ 100mA. | | | |
| GPIO11/ | 44 | I/O8 | General Purpose I/O or Card Power: | | | |
| CRD_PWR2 | | | GPIO: This pin may be used either as input, edge sensitive interrupt input, or output. | | | |
| | | | CRD_PWR: Card Power drive of 3.3V @ 200mA. | | | |
| GPIO[15:12] | 90 | I/O8 | General Purpose I/O: | | | |
| | 91 92 93 | | These pins may be used either as input, or output. | | | |
| nRESET | 115 | IS | RESET input: | | | |
| | | | This active low signal is used by the system to reset the chip. The active low pulse should be at least $1\mu s$ wide. | | | |

| Symbol | 128-Pin VTQFP | Buffer Type | Description |
|------------|------------------|--------------|---|
| nTEST[1:0] | 95 | I | TEST input: |
| | 96 | | These signals are used for testing the chip. User should normally tie them high externally, if the test function is not used. |
| | | Digital Powe | r, Grounds and no Connects |
| VDD18 | 49 | | 1.8v Digital Core Power: |
| | 106 | | +1.8V Core power |
| | | | All VDD18 pins must be connected together on the circuit board. |
| VDD33 | 3 | | 3.3v Power & Voltage Regulator Input: |
| | 43 80 | | 3.3V Power & Regulator Input. |
| | 100 108 | | Pins 100 & 108 supply 3.3V power to the internal 1.8V regulators. |
| VSS | 15 | | Ground: |
| | 16 47 84 | | Ground Reference |
| | 85 07 | | |
| | 97 112 | | |

- **Note 1:** Hot-insertion capable card connectors are required for all flash media. It is required for SD connector to have Write Protect switch. This allows the chip to detect MMC card.
 - 2: nMCE is normally asserted except when the 8051 is in standby mode.
 - 3: VDD18 (Pin 106) and VDD18PLL (Pin 101) must have a 10uF +/-20% Low-ESR (equivalent series resistance) <0.1 ohm bypass capacitor to VSSA. These capacitors must be as close to these pins as possible.

4.2 Buffer Type Descriptions

TABLE 4-1: USB2227/USB2228 BUFFER TYPE DESCRIPTIONS

| Buffer | Description |
|--------|---|
| I | Input |
| IPU | Input with internal weak pull-up resistor. |
| IPD | Input with internal weak pull-down resistor. |
| IS | Input with Schmitt trigger |
| I/O8 | Input/Output buffer with 8mA sink and 8mA source. |
| I/O8PU | Input/Output buffer with 8mA sink and 8mA source, with an internal weak pull-up resistor. |
| I/O8PD | Input/Output buffer with 8mA sink and 8mA source, with an internal weak pull-down resistor. |
| O8 | Output buffer with 8mA sink and 8mA source. |
| O8PU | Output buffer with 8mA sink and 8mA source, with an internal weak pull-up resistor. |
| O8PD | Output buffer with 8mA sink and 8mA source, with an internal weak pull-down resistor. |
| ICLKx | XTAL clock input |
| OCLKx | XTAL clock output |
| I/O-U | Analog Input/Output Defined in USB specification |
| AIO | Analog Input/Output |

5.0 DC PARAMETERS

5.1 Maximum Ratings

| Parameter | Symbol | MIN | MAX | Units | Comments |
|---|--|------|-------------------------------|-------|--|
| Storage Temperature | T _A | -55 | 150 | °C | |
| Lead Temperature | | | 325 | °C | Soldering < 10 seconds |
| 3.3V supply voltage | V _{DD33,} V _{DDA33} | -0.5 | 4.0 | V | |
| Voltage on GPIO3 & USBDP/DM pins | | -0.5 | (3.3V supply voltage + 2) ≤ 6 | V | |
| Voltage on GPIO8,10&11 | | -0.5 | V _{DD33} + 0.3 | V | When internal power FET operation of these pins is enabled, these pins may be simultaneously shorted to ground or any voltage up to 3.63V indefinitely, without damage to the device as long as V _{DD33} and V _{DDA33} are less than 3.63V and T _A is less than 70°C. |
| Voltage on any signal pin | | -0.5 | V _{DD33} + 0.3 | V | |
| Voltage on XTAL1 | | -0.5 | 4.0 | V | |
| Voltage on XTAL2 | | -0.5 | V _{DD18} + 0.3 | V | |

- **Note 1:** Stresses above the specified parameters may cause permanent damage to the device. This is a stress rating only and functional operation of the device at any condition above those indicated in the operation sections of this specification is not implied.
 - 2: When powering this device from laboratory or system power supplies, it is important that the Absolute Maximum Ratings not be exceeded or device failure can result. Some power supplies exhibit voltage spikes on their outputs when the AC power is switched on or off. In addition, voltage transients on the AC power line may appear on the DC output. When this possibility exists, it is suggested that a clamp circuit be used.

5.2 Recommended Operating Conditions

| Parameter | Symbol | MIN | MAX | Units | Comments |
|----------------------------------|--|------|-------------------|-------|---|
| Operating Temperature | T _A | 0 | 70 | °C | |
| 3.3V supply voltage | V _{DD33,} V _{DDA33} | 3.0 | 3.6 | V | |
| Voltage on GPIO3 & USBDP/DM pins | | -0.3 | 5.5 | V | If any 3.3V supply voltage drops below 3.0V, then the MAX becomes: (3.3V supply voltage) + 0.5 ≤ 5.5 |
| Voltage on any signal pin | | -0.3 | V _{DD33} | V | |
| Voltage on XTAL1 | | -0.3 | V_{DDA33} | V | |
| Voltage on XTAL2 | | -0.3 | V _{DD18} | V | |

5.3 DC Electrical Characteristics

| Parameter | Symbol | MIN | TYP | MAX | Units | Comments |
|---|-------------------|-----|-----|-----|-------|---------------------|
| I,IPU & IPD Type Input Buffer | | | | | | |
| Low Input Level | V_{ILI} | | | 0.8 | V | TTL Levels |
| High Input Level | V_{IHI} | 2.0 | | | V | |
| Pull Down | PD | | 72 | | μΑ | |
| Pull Up | PU | | 58 | | μΑ | |
| IS Type Input Buffer | | | | | | |
| Low Input Level | V_{ILI} | | | 0.8 | V | TTL Levels |
| High Input Level | V_{IHI} | 2.0 | | | V | |
| Hysteresis | V _{HYSI} | | 500 | | mV | |
| ICLK Input Buffer | | | | | | |
| Low Input Level | V_{ILCK} | | | 0.4 | V | |
| High Input Level | V _{IHCK} | 2.2 | | | ٧ | |
| Input Leakage (All I and IS buffers) | | | | | | |
| Low Input Leakage | I _{IL} | -10 | | +10 | μΑ | V _{IN} = 0 |
| High Input Leakage | I _{IH} | -10 | | +10 | mA | $V_{IN} = V_{DD33}$ |

| Parameter | Symbol | MIN | TYP | MAX | Units | Comments |
|--|-------------------|----------------------------|-----|-----|-------|--|
| O8. O8PU & 08PD Type Buffer | | | | | | |
| Low Output Level | V _{OL} | | | 0.4 | V | I _{OL} = 8 mA @ V _{DD33} = 3.3V |
| High Output Level | V _{OH} | V _{DD33} - 0.4 | | | V | I _{OH} = -8mA @ V _{DD33} = 3.3V |
| Output Leakage | I _{OL} | -10 | | +10 | μΑ | V _{IN} = 0 to V _{DD33} (Note 5-1) |
| Pull Down | PD | | 72 | | μΑ | |
| Pull Up | PU | | 58 | | μΑ | |
| I/O8, I/O8PU & I/O8PD Type | | | | | | |
| Buffer Low Output Level | V _{OL} | | | 0.4 | V | I _{OL} = 8 mA @ V _{DD33} = 3.3V |
| High Output Level | V _{OH} | V _{DD33} – 0.4 | | | V | I _{OH} = -8 mA @ V _{DD33} = 3.3V |
| Output Leakage | I _{OL} | -10 | | +10 | μA | V _{IN} = 0 to V _{DD33} (Note 5-1) |
| Pull Down | PD | | 72 | | μA | |
| Pull Up | PU | | 58 | | μA | |
| IO-U (Note 5-2) | | | | | - | |
| Integrated Power FET for GPIO8 & GPIO10 (and GPIO11 when used with Firmware version -03 or older) | | | | | | |
| Output Current | I _{OUT} | 100 | | | mA | GPIO8 or 10; Vdrop _{FET} = 0.23V |
| Short Circuit Current Limit | I _{SC} | | | 140 | mA | GPIO8 or 10; Vout _{FET} |
| On Resistance | R _{DSON} | | | 2.1 | Ω | GPIO8 or 10; I _{FET} = 70mA |
| Output Voltage Rise Time | t _{DSON} | | | 800 | μS | GPIO8 or 10; C _{LOAD} = 10μF |

| Parameter | Symbol | MIN | TYP | MAX | Units | Comments |
|---|---------------------|-----|-----|-----|-------|---|
| Integrated Power FET for GPIO11 (only when used with Firmware version -04 or later) | | | | | | |
| Output Current | l _{out} | 200 | | | mA | GPIO11; Vdrop _{FET} = 0.46V |
| Short Circuit Current Limit | I _{SC} | | | 181 | mA | GPIO11; Vout _{FET} = 0V |
| On Resistance | R _{DSON} | | | 2.1 | Ω | GPIO11; I _{FET} = 70mA |
| Output Voltage Rise Time | t _{DSON} | | | 800 | μS | GPIO11; C _{LOAD} = 10μF |
| Supply Current Unconfigured | I _{CCINIT} | | 55 | 80 | mA | |
| Supply Current Active (Full Speed) | I _{CC} | | 75 | 90 | mA | |
| Supply Current Active (High Speed) | I _{CC} | | 75 | 100 | mA | |
| Supply Current Standby | I _{CSBY} | | 305 | 420 | μA | |

Note 5-1 Output leakage is measured with the current pins in high impedance.

Note 5-4 The assignment of each Integrated Card Power FET to a designated Card Connector is controlled by both firmware and the specific board implementation. Firmware will default to the settings listed in Table 7-1, "GPIO Usage (ROM Rev -11)," on page 20.

5.4 Capacitance

 $T_A = 25$ °C; fc = 1MHz; V_{DD18} , $V_{DD18PLL} = 1.8V$


| | | Limits | | | | |
|-------------------------|------------------|--------|-----|-----|------|--|
| Parameter | Symbol | MIN | TYP | MAX | Unit | Test Condition |
| Clock Input Capacitance | C _{IN} | | | 20 | pF | All pins except USB pins (and pins under test tied to AC ground) |
| Input Capacitance | C _{IN} | | | 10 | pF | |
| Output Capacitance | C _{OUT} | | | 20 | pF | |

Note 5-2 See Appendix A for USB DC electrical characteristics.

Note 5-3 The Maximum power dissipation parameters of the package should not be exceeded

6.0 PACKAGE INFORMATION

FIGURE 6-1: USB2227/USB2228 128-PIN VTQFP PKG, 14 X 14 X 1.0MM BODY, 0.4MM PITCH



7.0 GPIO USAGE

TABLE 7-1: GPIO USAGE (ROM REV -11)

| Name | Active Level | Symbol | Description and Note |
|--------|--------------|--------------------------------------|---|
| GPIO1 | Н | Flash Media Activity LED/ xD_Door | Indicates media activity. Media or USB cable must not be removed with LED lit. Also may be used for xD Door functionality |
| GPIO2 | Н | EE_CS | Serial EE PROM chip select |
| GPIO3 | Н | V_BUS | USB V bus detect |
| GPIO4 | Н | EE_DIN/EE_DOUT/xDID | Serial EE PROM input/output and xD Identify |
| GPIO5 | L | HS_IND/SD_CD | HS Indicator LED or SD Card Detect Switch input |
| GPIO6 | Н | A16/ROMEN | A16 address line connect for DFU or debug LED indicator optional. |
| GPIO7 | Н | EE_CLK/ UNCONF_LED | Serial EE PROM clock output or Unconfigured LED. |
| GPIO8 | L | MS_PWR_CTRL/ CRD_PWR0 | Memory Stick Card Power Control, or Internal Power FET0. |
| GPIO9 | L | CF_PWR_CTRL | CompactFlash Card Power Control |
| GPIO10 | L | SM_PWR_CTRL/ CRD_PWR1 | SmartMedia Card Power Control, or Internal Power FET1. |
| GPIO11 | L | SD/MMC_PWR_CTRL/ CRD_PWR2 | SD/MMC Card Power Control, or Internal Power FET2. |
| GPIO12 | Н | MS_ACT_IND/ Media Activity | Memory Stick Activity Indicator, or Media Activity LED. |
| GPIO13 | Н | CF_ACT_IND | CompactFlash Activity Indicator |
| GPIO14 | Н | SM_ACT_IND | SmartMedia Activity Indicator |
| GPIO15 | Н | SD/MMC_ACT_IND | SD/MMC Activity Indicator |

APPENDIX A: DATA SHEET REVISION HISTORY

TABLE A-1: REVISION HISTORY

| Revision | Section/Figure/Entry | Correction | |
|------------------------|---|------------|--|
| DS00002256A (08-02-16) | Replaces previous SMSC version Rev. 1.93 (11-01-07) | | |

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's
 guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- · Distributor or Representative
- · Local Sales Office
- · Field Application Engineer (FAE)
- · Technical Support

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://www.microchip.com/support

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO. [X] - XXX - [X]
Device Temperature Package Internal Microchip
Range Code

Device: USB2227, USB2228

Temperature Range: Blank = 0° C to +70°C (Commercial)

Package: NU = 128-pin VTQFP

Examples:

USB2227-NU-11

128-pin VTQFP RoHS Compliant pack-

age, Commercial Temp, Tray

USB2228-NU-11

128-pin VTQFP RoHS Compliant pack-

age, Commercial Temp, Tray

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be super-seded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, KeeLoq logo, Kleer, LANCheck, LINK MD, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC32 logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, ETHERSYNCH, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and QUIET-WIRE are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Any Capacitor, Anyln, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, RightTouch logo, REAL ICE, Ripple Blocker, Serial Quad I/O, SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2007-2016, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 9781522408444

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd.

Chandler, AZ 85224-6199 Tel: 480-792-7200

Fax: 480-792-7277 **Technical Support:**

http://www.microchip.com/

support

www.microchip.com

Duluth, GA

Fax: 678-957-1455

Austin, TX

Tel: 512-257-3370

Boston

Tel: 774-760-0087 Fax: 774-760-0088

Itasca, IL

Tel: 216-447-0464 Fax: 216-447-0643

Addison, TX Tel: 972-818-7423

Tel: 281-894-5983

Indianapolis

Tel: 317-773-8323

Mission Viejo, CA Tel: 949-462-9523

New York, NY

Tel: 631-435-6000

San Jose, CA

Tel: 408-735-9110

Canada - Toronto

Web Address:

Atlanta

Tel: 678-957-9614

Westborough, MA

Chicago

Tel: 630-285-0071 Fax: 630-285-0075

Cleveland

Independence, OH

Dallas

Fax: 972-818-2924

Detroit Novi, MI

Tel: 248-848-4000

Houston, TX

Noblesville, IN

Fax: 317-773-5453

Los Angeles

Fax: 949-462-9608

Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Asia Pacific Office

Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon

Hong Kong

Tel: 852-2943-5100 Fax: 852-2401-3431

Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing

Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu

Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongging

Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou

Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115 Fax: 86-571-8792-8116

China - Hong Kong SAR

Tel: 852-2943-5100 Fax: 852-2401-3431

China - Nanjing

Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai

Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang

Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen

Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan

Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian

Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

ASIA/PACIFIC

China - Xiamen

Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai

Tel: 86-756-3210040 Fax: 86-756-3210049

India - Bangalore

Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi

Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-3019-1500

Japan - Osaka

Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu Tel: 82-53-744-4301

Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or

82-2-558-5934

Malaysia - Kuala Lumpur

Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang

Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila

Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870

Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung

Tel: 886-7-213-7828

Taiwan - Taipei

Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok

Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen

Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Dusseldorf

Tel: 49-2129-3766400

Germany - Karlsruhe

Tel: 49-721-625370 Germany - Munich

Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611

Fax: 39-0331-466781

Italy - Venice Tel: 39-049-7625286

Netherlands - Drunen

Tel: 31-416-690399

Fax: 31-416-690340

Poland - Warsaw Tel: 48-22-3325737

Spain - Madrid

Tel: 34-91-708-08-90

Fax: 34-91-708-08-91 Sweden - Stockholm

Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820

06/23/16